Home
last modified time | relevance | path

Searched defs:CONFIG_SYS_DDR_TIMING_1 (Results 1 – 25 of 30) sorted by relevance

12

/external/u-boot/include/configs/km/
Dkm8321-common.h98 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_40) | \ macro
Dkm8309-common.h134 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_40) | \ macro
/external/u-boot/include/configs/
Dkm8360.h121 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_50) | \ macro
DMPC8349EMDS.h107 #define CONFIG_SYS_DDR_TIMING_1 0x38357322 macro
120 #define CONFIG_SYS_DDR_TIMING_1 0x36332321 macro
DMPC8540ADS.h87 #define CONFIG_SYS_DDR_TIMING_1 0x37344321 macro
DMPC8560ADS.h86 #define CONFIG_SYS_DDR_TIMING_1 0x37344321 macro
Dsocrates.h88 #define CONFIG_SYS_DDR_TIMING_1 0x3935D322 macro
Dmpc8308_p1m.h153 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
DMPC8308RDB.h151 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
Dve8313.h75 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
DMPC832XEMDS.h109 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
DMPC8323ERDB.h99 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
Dids8313.h123 #define CONFIG_SYS_DDR_TIMING_1 ((4 << TIMING_CFG1_PRETOACT_SHIFT) |\ macro
Dp1_twr.h105 #define CONFIG_SYS_DDR_TIMING_1 0x5c5b6544 macro
Dsbc8349.h97 #define CONFIG_SYS_DDR_TIMING_1 0x36332321 macro
DMPC837XEMDS.h149 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
DMPC8315ERDB.h124 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
DMPC8349ITX.h182 #define CONFIG_SYS_DDR_TIMING_1 0x26242321 macro
DMPC837XERDB.h163 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
Dhrcon.h140 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
DMPC8313ERDB.h138 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
DUCP1020.h181 #define CONFIG_SYS_DDR_TIMING_1 0x6f6B4846 macro
Dstrider.h140 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
Dsbc8641d.h127 #define CONFIG_SYS_DDR_TIMING_1 0x38377322 macro
DMPC8569MDS.h94 #define CONFIG_SYS_DDR_TIMING_1 0x6F6B4644 macro

12