Home
last modified time | relevance | path

Searched defs:DstHi (Results 1 – 11 of 11) sorted by relevance

/external/llvm/lib/Target/Mips/
DMipsSEInstrInfo.cpp575 unsigned DstHi = getRegisterInfo().getSubReg(DstReg, Mips::sub_hi); in expandPseudoMTLoHi() local
DMipsSEFrameLowering.cpp249 unsigned DstHi = RegInfo.getSubReg(Dst, Mips::sub_hi); in expandCopyACC() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMipsSEInstrInfo.cpp733 unsigned DstHi = getRegisterInfo().getSubReg(DstReg, Mips::sub_hi); in expandPseudoMTLoHi() local
DMipsSEFrameLowering.cpp270 unsigned DstHi = RegInfo.getSubReg(Dst, Mips::sub_hi); in expandCopyACC() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DAMDGPUInstructionSelector.cpp128 unsigned DstHi = MRI.createVirtualRegister(&AMDGPU::SReg_32RegClass); in selectG_ADD() local
DSIInstrInfo.cpp1196 unsigned DstHi = RI.getSubReg(Dst, AMDGPU::sub1); in expandPostRAPseudo() local
DSIISelLowering.cpp3389 unsigned DstHi = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass); in EmitInstrWithCustomInserter() local
/external/llvm/lib/Target/AMDGPU/
DSIInstrInfo.cpp859 unsigned DstHi = RI.getSubReg(Dst, AMDGPU::sub1); in expandPostRAPseudo() local
888 unsigned DstHi = RI.getSubReg(Dst, AMDGPU::sub1); in expandPostRAPseudo() local
/external/llvm/lib/Target/Hexagon/
DHexagonFrameLowering.cpp1604 unsigned DstHi = HRI.getSubReg(DstR, Hexagon::subreg_hireg); in expandLoadVec2() local
DHexagonInstrInfo.cpp847 unsigned DstHi = HRI.getSubReg(DestReg, Hexagon::subreg_hireg); in copyPhysReg() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/
DHexagonFrameLowering.cpp1767 unsigned DstHi = HRI.getSubReg(DstR, Hexagon::vsub_hi); in expandLoadVec2() local