Home
last modified time | relevance | path

Searched defs:DstLo (Results 1 – 11 of 11) sorted by relevance

/external/llvm/lib/Target/Mips/
DMipsSEInstrInfo.cpp574 unsigned DstLo = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo); in expandPseudoMTLoHi() local
DMipsSEFrameLowering.cpp248 unsigned DstLo = RegInfo.getSubReg(Dst, Mips::sub_lo); in expandCopyACC() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMipsSEInstrInfo.cpp732 unsigned DstLo = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo); in expandPseudoMTLoHi() local
DMipsSEFrameLowering.cpp269 unsigned DstLo = RegInfo.getSubReg(Dst, Mips::sub_lo); in expandCopyACC() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DAMDGPUInstructionSelector.cpp127 unsigned DstLo = MRI.createVirtualRegister(&AMDGPU::SReg_32RegClass); in selectG_ADD() local
DSIInstrInfo.cpp1195 unsigned DstLo = RI.getSubReg(Dst, AMDGPU::sub0); in expandPostRAPseudo() local
DSIISelLowering.cpp3388 unsigned DstLo = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass); in EmitInstrWithCustomInserter() local
/external/llvm/lib/Target/AMDGPU/
DSIInstrInfo.cpp858 unsigned DstLo = RI.getSubReg(Dst, AMDGPU::sub0); in expandPostRAPseudo() local
887 unsigned DstLo = RI.getSubReg(Dst, AMDGPU::sub0); in expandPostRAPseudo() local
/external/llvm/lib/Target/Hexagon/
DHexagonFrameLowering.cpp1605 unsigned DstLo = HRI.getSubReg(DstR, Hexagon::subreg_loreg); in expandLoadVec2() local
DHexagonInstrInfo.cpp850 unsigned DstLo = HRI.getSubReg(DestReg, Hexagon::subreg_loreg); in copyPhysReg() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/
DHexagonFrameLowering.cpp1768 unsigned DstLo = HRI.getSubReg(DstR, Hexagon::vsub_lo); in expandLoadVec2() local