Home
last modified time | relevance | path

Searched refs:a0 (Results 1 – 25 of 28) sorted by relevance

12

/art/runtime/interpreter/mterp/mips/
Dother.S8 FETCH(a0, 1) # a0 <- BBBB
28 FETCH(a0, 1) # a0 <- bbbb (low)
31 INSERT_HIGH_HALF(a0, a1) # a0 <- BBBBbbbb
33 SET_VREG_GOTO(a0, a3, t0) # vAA <- a0
37 FETCH_S(a0, 1) # a0 <- ssssBBBB (sign-extended)
41 SET_VREG_GOTO(a0, a3, t0) # vAA <- a0
46 GET_OPA(a0) # a0 <- A+
49 and a0, a0, 15
51 SET_VREG_GOTO(a1, a0, t0) # fp[A] <- a1
58 FETCH(a0, 1) # a0 <- 0000BBBB (zero-extended)
[all …]
Darray.S17 GET_VREG(a0, a2) # a0 <- vBB (array object)
20 beqz a0, common_errNullObject # yes, bail
21 LOAD_base_offMirrorArray_length(a3, a0) # a3 <- arrayObj->length
22 EASN(a0, a0, a1, $shift) # a0 <- arrayObj + index*width
26 $load a2, $data_offset(a0) # a2 <- vBB[vCC]
50 GET_VREG(a0, a2) # a0 <- vBB (array object)
70 FETCH(a0, 1) # a0 <- CCBB
72 and a2, a0, 255 # a2 <- BB
73 srl a3, a0, 8 # a3 <- CC
74 GET_VREG(a0, a2) # a0 <- vBB (array object)
[all …]
Darithmetic.S17 FETCH(a0, 1) # a0 <- CCBB
19 srl a3, a0, 8 # a3 <- CC
20 and a2, a0, 255 # a2 <- BB
22 GET_VREG(a0, a2) # a0 <- vBB
30 $instr # $result <- op, a0-a3 changed
50 GET_VREG(a0, rOBJ) # a0 <- vA
59 $instr # $result <- op, a0-a3 changed
80 GET_VREG(a0, a2) # a0 <- vB
88 $instr # $result <- op, a0-a3 changed
110 GET_VREG(a0, a2) # a0 <- vBB
[all …]
Dcontrol_flow.S9 GET_OPA4(a0) # a0 <- A+
12 GET_VREG(a0, a0) # a0 <- vA
14 b${condition} a0, a3, MterpCommonTakenBranchNoFlags # compare (vA, vB)
29 GET_OPA(a0) # a0 <- AA
30 GET_VREG(a0, a0) # a0 <- vAA
32 b${condition} a0, zero, MterpCommonTakenBranchNoFlags
47 sll a0, rINST, 16 # a0 <- AAxx0000
48 sra rINST, a0, 24 # rINST <- ssssssAA (sign-extended)
125 FETCH(a0, 1) # a0 <- bbbb (lo)
128 INSERT_HIGH_HALF(a0, a1) # a0 <- BBBBbbbb
[all …]
Dobject.S10 FETCH(a0, 1) # a0 <- BBBB
52 GET_VREG(a0, a2) # a0 <- object we're operating on
72 $load a0, 0(t0) # a0 <- obj.field (8/16/32 bits)
75 SET_VREG_GOTO(a0, a2, t0) # fp[A] <- a0
Dfloating_point.S9 FETCH(a0, 1) # a0 <- CCBB
11 srl a3, a0, 8 # a3 <- CC
12 and a2, a0, 255 # a2 <- BB
14 GET_VREG_F(fa0, a2) # a0 <- vBB
52 FETCH(a0, 1) # a0 <- CCBB
54 and a2, a0, 255 # a2 <- BB
55 srl a3, a0, 8 # a3 <- CC
149 FETCH(a0, 1) # a0 <- CCBB
150 and rOBJ, a0, 255 # rOBJ <- BB
151 srl t0, a0, 8 # t0 <- CC
[all …]
Dmain.S76 #define rARG0 a0
88 #define a0 $$4 /* argument registers */ macro
780 move rSELF, a0
781 lw a0, SHADOWFRAME_NUMBER_OF_VREGS_OFFSET(a2)
783 EAS2(rREFS, rFP, a0) # point to reference array in shadow frame
784 lw a0, SHADOWFRAME_DEX_PC_OFFSET(a2) # Get starting dex_pc
785 EAS1(rPC, a1, a0) # Create direct pointer to 1st dex opcode
794 lw a0, OFF_FP_METHOD(rFP)
809 move a0, rSELF # arg0
854 move a0, rSELF
[all …]
Dinvoke.S9 move a0, rSELF
29 move a0, rSELF
/art/runtime/interpreter/mterp/mips64/
Dother.S8 lhu a0, 2(rPC) # a0 <- BBBB
28 lh a0, 2(rPC) # a0 <- bbbb (low)
31 ins a0, a1, 16, 16 # a0 = BBBBbbbb
33 SET_VREG a0, a2 # vAA <- +BBBBbbbb
39 lh a0, 2(rPC) # a0 <- sign-extended BBBB
42 SET_VREG a0, a2 # vAA <- +BBBB
48 seh a0, rINST # sign extend B in rINST
50 sra a0, a0, 12 # shift B into its final position
52 SET_VREG a0, a2 # vA <- +B
61 lh a0, 2(rPC) # a0 <- BBBB
[all …]
Darray.S14 GET_VREG_U a0, a2 # a0 <- vBB (array object)
16 beqz a0, common_errNullObject # bail if null array object
17 lw a3, MIRROR_ARRAY_LENGTH_OFFSET(a0) # a3 <- arrayObj->length
20 dlsa a0, a1, a0, $shift # a0 <- arrayObj + index*width
22 daddu a0, a1, a0 # a0 <- arrayObj + index*width
26 $load a2, $data_offset(a0) # a2 <- vBB[vCC]
51 GET_VREG_U a0, a2 # a0 <- vBB (array object)
75 GET_VREG_U a0, a2 # a0 <- vBB (array object)
77 beqz a0, common_errNullObject # bail if null array object
78 lw a3, MIRROR_ARRAY_LENGTH_OFFSET(a0) # a3 <- arrayObj->length
[all …]
Dcontrol_flow.S13 GET_VREG a0, a2 # a0 <- vA
15 b${condition}c a0, a1, MterpCommonTakenBranchNoFlags
33 GET_VREG a0, a2 # a0 <- vAA
34 b${condition}zc a0, MterpCommonTakenBranchNoFlags
128 lh a0, 2(rPC) # a0 <- bbbb (lo)
131 ins a0, a1, 16, 16 # a0 <- BBBBbbbb
133 dlsa a0, a0, rPC, 1 # a0 <- PC + BBBBbbbb*2
149 move a0, rSELF
155 $instr a0, a2 # a0 <- vAA
166 move a0, rSELF
[all …]
Darithmetic.S20 GET_VREG a0, a2 # a0 <- vBB
27 $instr # $result <- op, a0-a3 changed
51 GET_VREG a0, a2 # a0 <- vA
58 $instr # $result <- op, a0-a3 changed
80 GET_VREG a0, a3 # a0 <- vB
86 $instr # $result <- op, a0-a3 changed
110 GET_VREG a0, a3 # a0 <- vBB
116 $instr # $result <- op, a0-a3 changed
141 GET_VREG_WIDE a0, a2 # a0 <- vBB
148 $instr # $result <- op, a0-a3 changed
[all …]
Dobject.S11 lhu a0, 2(rPC) # a0 <- BBBB
54 GET_VREG_U a0, a2 # a0 <- object we're operating on
74 $load a0, 0(a1) # a0 <- obj.field
76 SET_VREG a0, a4 # fp[A] <- a0
Dmain.S22 #define a0 $$4 /* argument registers */ macro
401 move rSELF, a0
414 ld a0, OFF_FP_METHOD(rFP)
431 move a0, rSELF
460 move a0, rSELF
470 move a0, rSELF
480 move a0, rSELF
492 ld a0, THREAD_EXCEPTION_OFFSET(rSELF)
493 beqzc a0, MterpFallback # If not, fall back to reference interpreter.
503 move a0, rSELF
[all …]
Dfloating_point.S89 li a0, 0
93 li a0, -1
95 li a0, 1 # vBB > vCC or unordered
98 li a0, 1
100 li a0, -1 # vBB < vCC or unordered
105 SET_VREG a0, a4 # vAA <- a0
122 li a0, 0
126 li a0, -1
128 li a0, 1 # vBB > vCC or unordered
131 li a0, 1
[all …]
Dinvoke.S10 move a0, rSELF
31 move a0, rSELF
/art/runtime/arch/mips/
Dmemcmp16_mips.S27 beq $a0,$a1,done /* strings are identical */
30 1: lhu $t0,0($a0)
34 addu $a0,2
Djni_entrypoints_mips.S27 addiu $sp, $sp, -48 # leave room for $f12, $f13, $f14, $f15, $a0, $a1, $a2, $a3, and $ra
40 sw $a0, 0($sp)
44 move $a0, $s1 # pass Thread::Current()
45 lw $a0, 0($sp) # restore registers from stack
/art/runtime/arch/mips64/
Dmemcmp16_mips64.S30 beq $a0, $a1, done /* addresses are identical */
34 lhu $t0, 0($a0)
38 daddu $a0, 2
Djni_entrypoints_mips64.S27 daddiu $sp, $sp, -80 # save a0-a7 and $ra
45 sd $a0, 0($sp)
47 move $a0, $s1 # pass Thread::Current()
52 ld $a0, 0($sp) # restore registers from stack
Dquick_entrypoints_mips64.S277 sd $a0, 0($sp) # Place Method* at bottom of stack.
860 move $a0, rSELF # pass Thread::Current
870 ld $a0, (__SIZEOF_POINTER__)($sp)
884 move $a0, rSELF # pass Thread::Current
921 move $a0, rSELF # pass Thread::Current
947 move $a0, $v0 # save target Method*
1085 # call method (a0 and a1 have been untouched)
1089 ld $t9, ART_METHOD_QUICK_CODE_OFFSET_64($a0) # get pointer to the code
1188 # call method (a0 has been untouched)
1190 ld $t9, ART_METHOD_QUICK_CODE_OFFSET_64($a0) # get pointer to the code
[all …]
/art/test/003-omnibus-opcodes/src/
DMethodCall.java39 static void manyArgs(int a0, long a1, int a2, long a3, int a4, long a5, in manyArgs() argument
46 Main.assertTrue(a0 == 0); in manyArgs()
/art/test/dexdump/
Dall.txt158 0004a0: 9000 0102 |0000: add-int v0, v1, v2
258 0005a0: d610 3412 |000c: or-int/lit16 v0, v1, #int 4660 // #1234
373 0006a0: |[0006a0] A.misc:()V
469 0007a0: |[0007a0] A.return64:()I
584 0008a0: 5310 0a00 |0002: iget-wide v0, v1, LA;.sJ:J // field@000a
/art/compiler/utils/
Dassembler_thumb_test_expected.cc.inc50 " a0: f8dd c02c ldr.w ip, [sp, #44] ; 0x2c\n",
121 " 1a0: f8cd c7ff str.w ip, [sp, #2047] ; 0x7ff\n",
257 " a0: f8cc 20a4 str.w r2, [ip, #164] ; 0xa4\n",
/art/test/107-int-math2/src/
DMain.java746 static int manyArgs(int a0, long a1, int a2, long a3, int a4, long a5, in manyArgs() argument
751 if (a0 != 0) return 0; in manyArgs()

12