Home
last modified time | relevance | path

Searched refs:A16 (Results 1 – 25 of 62) sorted by relevance

123

/external/clang/test/Layout/
Dms-x86-basic-layout.cpp24 struct A16 { struct
26 A16() : a(0xf0000a16) {} in A16() function
65 struct TestF1 : A4, virtual A16 {
407 struct TestFB : A16, virtual C16 {
Dms-x86-aligned-tail-padding.cpp29 struct __declspec(align(32)) A16 {}; struct
30 struct V1 : A16 { virtual void f() {} }; in f()
/external/mesa3d/src/gallium/drivers/nouveau/nv30/
Dnv30_format.c246 _(L16_UNORM , A16 , 0, C, C, C, 1, 1, 1, 1, 1, NONE, ____),
247 _(L16_SNORM , A16 , 0, C, C, C, 1, 1, 1, 1, 1, NONE, SSSS),
248 _(I16_UNORM , A16 , 0, C, C, C, C, 1, 1, 1, 1, NONE, ____),
249 _(I16_SNORM , A16 , 0, C, C, C, C, 1, 1, 1, 1, NONE, SSSS),
250 _(A16_UNORM , A16 , 0, 0, 0, 0, C, 1, 1, 1, 1, NONE, ____),
251 _(A16_SNORM , A16 , 0, 0, 0, 0, C, 1, 1, 1, 1, NONE, SSSS),
252 _(R16_UNORM , A16 , 0, C, 0, 0, 1, 1, 1, 1, 1, NONE, ____),
253 _(R16_SNORM , A16 , 0, C, 0, 0, 1, 1, 1, 1, 1, NONE, SSSS),
/external/llvm/test/CodeGen/AMDGPU/
Dfmul-2-combine-multi-use.ll9 ; GCN: v_max_legacy_f32_e64 [[A16:v[0-9]+]],
10 ; GCN: v_add_f32_e32 [[A17:v[0-9]+]], [[A16]], [[A16]]
/external/libaom/libaom/av1/common/arm/
Dselfguided_neon.c460 static INLINE void calc_ab_internal_lbd(int32_t *A, uint16_t *A16, in calc_ab_internal_lbd() argument
481 dst_A16 = A16 + (count << 2) * buf_stride; in calc_ab_internal_lbd()
512 static INLINE void calc_ab_internal_hbd(int32_t *A, uint16_t *A16, in calc_ab_internal_hbd() argument
540 dst_A16 = A16 + (count << 2) * buf_stride; in calc_ab_internal_hbd()
577 static INLINE void calc_ab_fast_internal_lbd(int32_t *A, uint16_t *A16, in calc_ab_fast_internal_lbd() argument
599 dst_A16 = A16 + (count << 2) * buf_stride; in calc_ab_fast_internal_lbd()
629 static INLINE void calc_ab_fast_internal_hbd(int32_t *A, uint16_t *A16, in calc_ab_fast_internal_hbd() argument
653 dst_A16 = A16 + (count << 2) * buf_stride; in calc_ab_fast_internal_hbd()
1215 uint16_t *A16 = A16_; in restoration_internal() local
1235 A16 += SGRPROJ_BORDER_VERT * buf_stride + SGRPROJ_BORDER_HORZ; in restoration_internal()
[all …]
/external/clang/test/CodeGen/
Davx-builtins.c747 … char A16, char A17, char A18, char A19, char A20, char A21, char A22, char A23, in test_mm256_set_epi8() argument
782 …return _mm256_set_epi8(A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14, A15, A16, … in test_mm256_set_epi8()
973 … char A16, char A17, char A18, char A19, char A20, char A21, char A22, char A23, in test_mm256_setr_epi8() argument
1008 …return _mm256_setr_epi8(A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14, A15, A16,… in test_mm256_setr_epi8()
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/
Dfmul-2-combine-multi-use.ll13 ; SI: v_max_legacy_f32_e64 [[A16:v[0-9]+]],
14 ; SI: v_add_f32_e32 [[A17:v[0-9]+]], [[A16]], [[A16]]
/external/u-boot/arch/arm/dts/
Dam335x-icev2.dts185 AM33XX_IOPAD(0x95c, PIN_INPUT_PULLUP | MUX_MODE0) /* (A16) spi0_cs0.spi0_cs0 */
Dsama5d3.dtsi876 <AT91_PIOE 16 AT91_PERIPH_B AT91_PINCTRL_NONE /* PE16 periph B, conflicts with A16 */
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DMIMGInstructions.td354 // A16 and image dimension into account (note: no MSAA, since this is for
/external/u-boot/drivers/pinctrl/renesas/
Dpfc-r8a77970.c169 #define IP2_3_0 FM(DU_DB6) F_(0, 0) F_(0, 0) FM(A16) FM(FXR_TXENB_N) F_(0, 0) F_(0, 0) F_(0, …
452 PINMUX_IPSR_GPSR(IP2_3_0, A16),
Dpfc-r8a77990.c69 #define GPSR1_16 F_(A16, IP4_31_28)
230 #define IP4_31_28 FM(A16) FM(MSIOF1_SYNC) FM(MSIOF2_SS1_B) FM(VI4_DATA19) FM(VI5_DATA5_A) FM(D…
758 PINMUX_IPSR_GPSR(IP4_31_28, A16),
Dpfc-r8a7796.c75 #define GPSR1_16 F_(A16, IP3_31_28)
251 #define IP3_31_28 FM(A16) FM(LCDOUT8) F_(0, 0) F_(0, 0) FM(VI4_FIELD) F_(0, 0) FM(DU_DG0) F_(…
807 PINMUX_IPSR_GPSR(IP3_31_28, A16),
Dpfc-r8a7795.c69 #define GPSR1_16 F_(A16, IP3_31_28)
245 #define IP3_31_28 FM(A16) FM(LCDOUT8) F_(0, 0) F_(0, 0) FM(VI4_FIELD) F_(0, 0) FM(DU_DG0) F_(…
805 PINMUX_IPSR_GPSR(IP3_31_28, A16),
Dpfc-r8a7792.c382 PINMUX_SINGLE(A16),
/external/icu/icu4j/main/tests/core/src/com/ibm/icu/dev/data/
DIDNATestInput.txt234 namebase: <0A15><0A16><0A17>
/external/icu/icu4c/source/test/testdata/
Didna_conf.txt234 namebase: <0A15><0A16><0A17>
DCollationTest_NON_IGNORABLE_SHORT.txt19006 2A16 0021
19007 2A16 003F
19008 2A16 0061
19009 2A16 0041
19010 2A16 0062
85510 0A16 0334 0A3C
85511 0A16 0A3C 0334
85513 0A16 0021
85515 0A16 003F
85517 0A16 0061
[all …]
/external/icu/android_icu4j/src/main/tests/android/icu/dev/data/
DIDNATestInput.txt234 namebase: <0A15><0A16><0A17>
DCollationTest_NON_IGNORABLE_SHORT.txt19006 2A16 0021
19007 2A16 003F
19008 2A16 0061
19009 2A16 0041
19010 2A16 0062
85510 0A16 0334 0A3C
85511 0A16 0A3C 0334
85513 0A16 0021
85515 0A16 003F
85517 0A16 0061
[all …]
/external/icu/icu4c/source/data/unidata/norm2/
Dnfc.txt732 0A59>0A16 0A3C
/external/icu/icu4c/source/data/unidata/
DDerivedCoreProperties.txt659 1A00..1A16 ; Alphabetic
6063 1A00..1A16 ; ID_Start
6970 1A00..1A16 ; ID_Continue
7978 1A00..1A16 ; XID_Start
8885 1A00..1A16 ; XID_Continue
10527 1A00..1A16 ; Grapheme_Base
/external/libavc/encoder/arm/
Dime_distortion_metrics_a9q.s1023 @S13 S14 S15 S16 A13 A14 A15 A16
/external/swiftshader/third_party/llvm-7.0/llvm/test/Transforms/SLPVectorizer/X86/
Dshift-shl.ll259 ; SSE-NEXT: [[A16:%.*]] = load i16, i16* getelementptr inbounds ([32 x i16], [32 x i16]* @a16, i…
323 ; SSE-NEXT: [[R16:%.*]] = shl i16 [[A16]], [[B16]]
/external/cldr/common/uca/
DCollationTest_CLDR_NON_IGNORABLE_SHORT.txt19006 2A16 0021
19007 2A16 003F
19008 2A16 0061
19009 2A16 0041
19010 2A16 0062
85510 0A16 0334 0A3C
85511 0A16 0A3C 0334
85513 0A16 0021
85515 0A16 003F
85517 0A16 0061
[all …]

123