Home
last modified time | relevance | path

Searched refs:AltiVec (Results 1 – 25 of 35) sorted by relevance

12

/external/eigen/Eigen/src/Core/util/
DConstants.h464 AltiVec = 0x2, enumerator
470 Target = AltiVec
/external/eigen/demos/mandelbrot/
DREADME7 Be sure to enable SSE2 or AltiVec to improve performance.
/external/libjpeg-turbo/release/
DReadMe.txt1 libjpeg-turbo is a JPEG image codec that uses SIMD instructions (MMX, SSE2, AVX2, NEON, AltiVec) to…
Ddeb-control.in12 AVX2, NEON, AltiVec) to accelerate baseline JPEG compression and decompression
Drpm.spec.in55 AVX2, NEON, AltiVec) to accelerate baseline JPEG compression and decompression
/external/eigen/doc/
DFixedSizeVectorizable.dox32 Now, vectorization (both SSE and AltiVec) works with 128-bit packets. Moreover, for performance rea…
DInsideEigenExample.dox51 …ions. Notice that Eigen also supports AltiVec and that all the discussion that we make here applie…
53 SSE2, like AltiVec, is a set of instructions allowing to perform computations on packets of 128 bit…
102 …igned array, as that is very useful for vectorization with both SSE2 and AltiVec. If vectorization…
DCoeffwiseMathFunctionsTable.dox169 <td>SSE2, AVX, AltiVec, ZVector (f,d)\n
/external/eigen/Eigen/
DCore305 return "AltiVec";
376 #include "src/Core/arch/AltiVec/PacketMath.h"
377 #include "src/Core/arch/AltiVec/MathFunctions.h"
378 #include "src/Core/arch/AltiVec/Complex.h"
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/
DMergeConsecutiveStores.ll9 ;; support unaligned access with AltiVec instructions. If the 4
/external/llvm/test/CodeGen/PowerPC/
DMergeConsecutiveStores.ll9 ;; support unaligned access with AltiVec instructions. If the 4
/external/clang/include/clang/Basic/
DLangOptions.def121 LANGOPT(AltiVec , 1, 0, "AltiVec-style vector initializers")
DTokenKinds.def244 // KEYALTIVEC - This is a keyword in AltiVec
246 // which are heavily based on AltiVec
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/
DPPCCallingConv.td107 // The first 12 Vector arguments are passed in AltiVec registers.
DPPCInstrAltivec.td274 // VA-Form instructions. 3-input AltiVec ops.
299 // VX-Form instructions. AltiVec arithmetic ops.
/external/eigen/
DCMakeLists.txt245 option(EIGEN_TEST_ALTIVEC "Enable/Disable AltiVec in tests/examples" OFF)
248 message(STATUS "Enabling AltiVec in tests/examples")
/external/clang/lib/Basic/
DModule.cpp63 .Case("altivec", LangOpts.AltiVec) in hasFeature()
DIdentifierTable.cpp143 if (LangOpts.AltiVec && (Flags & KEYALTIVEC)) return KS_Enabled; in getKeywordStatus()
/external/clang/include/clang/Parse/
DParser.h620 if (!getLangOpts().AltiVec && !getLangOpts().ZVector) in TryAltiVecToken()
625 (!getLangOpts().AltiVec || Tok.getIdentifierInfo() != Ident_pixel)) in TryAltiVecToken()
635 if ((!getLangOpts().AltiVec && !getLangOpts().ZVector) || in TryAltiVecVectorToken()
/external/libjpeg-turbo/
DChangeLog.md322 4. libjpeg-turbo should now build and run with full AltiVec SIMD acceleration
400 2. libjpeg-turbo previously assumed that AltiVec instructions were always
402 running on PowerPC chips that lack AltiVec support (such as the older 7xx/G3
404 Linux/Android systems and enables AltiVec instructions only if the CPU supports
406 `JSIMD_FORCENONE`, to force-enable and force-disable AltiVec instructions in
409 assume that AltiVec support is always available, which means that libjpeg-turbo
515 1. Added full SIMD acceleration for PowerPC platforms using AltiVec VMX
520 use of AltiVec instructions.
DREADME.md5 AVX2, NEON, AltiVec) to accelerate baseline JPEG compression and decompression
/external/libunwind/
Dconfigure.ac78 AC_MSG_CHECKING([if building with AltiVec])
/external/llvm/lib/Target/PowerPC/
DPPCCallingConv.td189 // The first 12 Vector arguments are passed in AltiVec registers.
/external/clang/lib/Parse/
DParser.cpp483 if (getLangOpts().AltiVec || getLangOpts().ZVector) { in Initialize()
487 if (getLangOpts().AltiVec) in Initialize()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/
DPPCCallingConv.td242 // The first 12 Vector arguments are passed in AltiVec registers.

12