Home
last modified time | relevance | path

Searched refs:CLK_GENERAL (Results 1 – 9 of 9) sorted by relevance

/external/u-boot/drivers/clk/rockchip/
Dclk_rv1108.c48 case CLK_GENERAL: in rv1108_pll_id()
93 pll_rate = rkclk_pll_get_rate(cru, CLK_GENERAL); in rv1108_mac_set_clk()
118 pll_rate = rkclk_pll_get_rate(cru, CLK_GENERAL); in rv1108_sfc_set_clk()
202 unsigned int gpll = rkclk_pll_get_rate(cru, CLK_GENERAL); in rkclk_init()
Dclk_rk322x.c93 rkclk_set_pll(cru, CLK_GENERAL, &gpll_init_cfg); in rkclk_init()
352 gclk_rate = rkclk_pll_get_rate(priv->cru, CLK_GENERAL); in rk322x_clk_get_rate()
375 gclk_rate = rkclk_pll_get_rate(priv->cru, CLK_GENERAL); in rk322x_clk_set_rate()
Dclk_rk3036.c92 rkclk_set_pll(cru, CLK_GENERAL, &gpll_init_cfg); in rkclk_init()
296 gclk_rate = rkclk_pll_get_rate(priv->cru, CLK_GENERAL); in rk3036_clk_set_rate()
Dclk_rk3288.c389 rkclk_set_pll(cru, CLK_GENERAL, &gpll_init_cfg); in rkclk_init()
703 gclk_rate = rkclk_pll_get_rate(priv->cru, CLK_GENERAL); in rk3288_clk_get_rate()
746 gclk_rate = rkclk_pll_get_rate(priv->cru, CLK_GENERAL); in rk3288_clk_set_rate()
Dclk_rk3188.c385 rkclk_set_pll(cru, CLK_GENERAL, &gpll_init_cfg, has_bwadj); in rkclk_init()
463 gclk_rate = rkclk_pll_get_rate(priv->cru, CLK_GENERAL); in rk3188_clk_get_rate()
Dclk_rk3128.c154 rkclk_set_pll(cru, CLK_GENERAL, &gpll_init_cfg); in rkclk_init()
510 gclk_rate = rkclk_pll_get_rate(priv->cru, CLK_GENERAL); in rk3128_clk_set_rate()
Dclk_rk3328.c227 case CLK_GENERAL: in rkclk_set_pll()
286 rkclk_set_pll(cru, CLK_GENERAL, &gpll_init_cfg); in rkclk_init()
/external/u-boot/arch/arm/include/asm/arch-rockchip/
Dclock.h30 CLK_GENERAL, enumerator
/external/u-boot/arch/arm/mach-rockchip/
Drk3288-board.c264 { "gpll", CLK_GENERAL }, in do_clock()