Home
last modified time | relevance | path

Searched refs:CONCONTROL_UPDATE_MODE (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/mach-exynos/include/mach/
Ddmc.h453 #define CONCONTROL_UPDATE_MODE (1 << 3) macro
/external/u-boot/arch/arm/mach-exynos/
Ddmc_init_ddr3.c857 val |= CONCONTROL_UPDATE_MODE; in ddr3_mem_ctrl_init()
860 val |= CONCONTROL_UPDATE_MODE; in ddr3_mem_ctrl_init()