Home
last modified time | relevance | path

Searched refs:CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP (Results 1 – 13 of 13) sorted by relevance

/external/u-boot/board/altera/cyclone5-socdk/qts/
Dsdram_config.h48 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP 3 macro
/external/u-boot/board/terasic/de1-soc/qts/
Dsdram_config.h52 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP 3 macro
/external/u-boot/board/terasic/de10-nano/qts/
Dsdram_config.h48 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP 3 macro
/external/u-boot/board/samtec/vining_fpga/qts/
Dsdram_config.h48 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP 6 macro
/external/u-boot/board/devboards/dbm-soc1/qts/
Dsdram_config.h48 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP 5 macro
/external/u-boot/board/altera/arria5-socdk/qts/
Dsdram_config.h48 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP 4 macro
/external/u-boot/board/terasic/sockit/qts/
Dsdram_config.h48 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP 3 macro
/external/u-boot/board/sr1500/qts/
Dsdram_config.h48 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP 5 macro
/external/u-boot/board/ebv/socrates/qts/
Dsdram_config.h48 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP 4 macro
/external/u-boot/board/is1/qts/
Dsdram_config.h48 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP 3 macro
/external/u-boot/board/terasic/de0-nano-soc/qts/
Dsdram_config.h28 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP 3 macro
/external/u-boot/arch/arm/mach-socfpga/
Dwrap_sdram_config.c58 (CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP <<
/external/u-boot/scripts/
Dconfig_whitelist.txt898 CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP