Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_DDR_TIMING_0_1333 (Results 1 – 4 of 4) sorted by relevance

/external/u-boot/board/freescale/bsc9132qds/
Dspl_minimal.c49 __raw_writel(CONFIG_SYS_DDR_TIMING_0_1333, &ddr->timing_cfg_0); in sdram_init()
Dddr.c49 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_1333,
/external/u-boot/include/configs/
DBSC9132QDS.h162 #define CONFIG_SYS_DDR_TIMING_0_1333 0x00440104 macro
/external/u-boot/scripts/
Dconfig_whitelist.txt2470 CONFIG_SYS_DDR_TIMING_0_1333