Home
last modified time | relevance | path

Searched refs:CS5BBCR (Results 1 – 9 of 9) sorted by relevance

/external/u-boot/arch/sh/include/asm/
Dcpu_sh7710.h29 #define CS5BBCR 0xA4FD0018 macro
Dcpu_sh7723.h40 #define CS5BBCR 0xFEC10018 macro
Dcpu_sh7724.h41 #define CS5BBCR 0xFEC10018 macro
Dcpu_sh7720.h66 #define CS5BBCR (BSC_BASE + 0x18) macro
Dcpu_sh7722.h130 #define CS5BBCR 0xFEC10018 macro
/external/u-boot/board/mpr2/
Dmpr2.c38 __raw_writel(0x00000200, CS5BBCR); /* no idle cycles, normal space, 8 bit data bus */ in board_init()
/external/u-boot/board/renesas/ap325rxa/
Dlowlevel_init.S142 CS5BBCR_A: .long CS5BBCR
/external/u-boot/board/ms7722se/
Dlowlevel_init.S184 CS5BBCR_A: .long CS5BBCR ! USB controller
/external/u-boot/board/renesas/MigoR/
Dlowlevel_init.S152 CS5BBCR_A: .long CS5BBCR