Searched refs:DEBUG_WR_REG (Results 1 – 4 of 4) sorted by relevance
| /external/u-boot/arch/arm/mach-mvebu/serdes/axp/ |
| D | high_speed_env_lib.c | 316 DEBUG_WR_REG(CPU_AVS_CONTROL0_REG, tmp2); in serdes_phy_config()
334 DEBUG_WR_REG(CORE_AVS_CONTROL_0REG, core_avs); in serdes_phy_config()
340 DEBUG_WR_REG(CORE_AVS_CONTROL_2REG, core_avs); in serdes_phy_config()
347 DEBUG_WR_REG(GENERAL_PURPOSE_RESERVED0_REG, in serdes_phy_config()
352 DEBUG_WR_REG(CPU_AVS_CONTROL2_REG, cpu_avs); in serdes_phy_config()
370 DEBUG_WR_REG(SERDES_LINE_MUX_REG_0_7, 0x11111111); in serdes_phy_config()
374 …DEBUG_WR_REG(PEX_PHY_ACCESS_REG(1), (0x002 << 16) | 0xf44d); /* SETM0 - start calibration … in serdes_phy_config()
376 …DEBUG_WR_REG(PEX_PHY_ACCESS_REG(1), (0x302 << 16) | 0xf44d); /* SETM1 - start calibration … in serdes_phy_config()
378 …DEBUG_WR_REG(PEX_PHY_ACCESS_REG(1), (0x001 << 16) | 0xf801); /* SETM0 - SATA mode & 25MHz ref clk … in serdes_phy_config()
380 …DEBUG_WR_REG(PEX_PHY_ACCESS_REG(1), (0x301 << 16) | 0xf801); /* SETM1 - SATA mode & 25MHz ref clk … in serdes_phy_config()
[all …]
|
| /external/u-boot/drivers/ddr/marvell/a38x/ |
| D | ddr_ml_wrapper.h | 40 #define DEBUG_WR_REG(reg, val) \ macro
50 #define DEBUG_WR_REG(reg, val) macro
|
| /external/u-boot/drivers/ddr/marvell/axp/ |
| D | ddr3_init.h | 33 #define DEBUG_WR_REG(reg, val) \ macro
43 #define DEBUG_WR_REG(reg, val) macro
|
| /external/u-boot/arch/arm/mach-mvebu/serdes/a38x/ |
| D | ctrl_pex.c | 177 DEBUG_WR_REG(PEX_LINK_CTRL_STATUS2_REG(pex_idx), tmp); in hws_pex_config()
183 DEBUG_WR_REG(PEX_CTRL_REG(pex_idx), tmp); in hws_pex_config()
|