Searched refs:DIV_OP (Results 1 – 8 of 8) sorted by relevance
/external/v8/src/mips64/ |
D | disasm-mips64.cc | 1581 if (instr->SaValue() == DIV_OP) { in DecodeTypeRegisterSPECIAL() 1592 if (instr->SaValue() == DIV_OP) { in DecodeTypeRegisterSPECIAL() 1603 if (instr->SaValue() == DIV_OP) { in DecodeTypeRegisterSPECIAL() 1614 if (instr->SaValue() == DIV_OP) { in DecodeTypeRegisterSPECIAL()
|
D | constants-mips64.h | 558 DIV_OP = ((0U << 3) + 2), enumerator
|
D | assembler-mips64.cc | 1986 GenInstrRegister(SPECIAL, rs, rt, rd, DIV_OP, DIV_MOD); in div() 2003 GenInstrRegister(SPECIAL, rs, rt, rd, DIV_OP, DIV_MOD_U); in divu() 2040 GenInstrRegister(SPECIAL, rs, rt, rd, DIV_OP, D_DIV_MOD); in ddiv() 2057 GenInstrRegister(SPECIAL, rs, rt, rd, DIV_OP, D_DIV_MOD_U); in ddivu()
|
D | simulator-mips64.cc | 3922 case DIV_OP: in DecodeTypeRegisterSPECIAL() 3952 case DIV_OP: in DecodeTypeRegisterSPECIAL() 3981 case DIV_OP: in DecodeTypeRegisterSPECIAL()
|
/external/v8/src/mips/ |
D | disasm-mips.cc | 1377 if (instr->SaValue() == DIV_OP) { in DecodeTypeRegisterSPECIAL() 1388 if (instr->SaValue() == DIV_OP) { in DecodeTypeRegisterSPECIAL()
|
D | constants-mips.h | 553 DIV_OP = ((0U << 3) + 2), enumerator
|
D | assembler-mips.cc | 1975 GenInstrRegister(SPECIAL, rs, rt, rd, DIV_OP, DIV_MOD); in div() 1986 GenInstrRegister(SPECIAL, rs, rt, rd, DIV_OP, DIV_MOD_U); in divu()
|
D | simulator-mips.cc | 3925 case DIV_OP: in DecodeTypeRegisterSPECIAL() 3960 case DIV_OP: in DecodeTypeRegisterSPECIAL()
|