/external/elfutils/backends/ |
D | ia64_retval.c | 43 { .atom = DW_OP_reg8 }, { .atom = DW_OP_piece, .number = 8 }, 44 { .atom = DW_OP_reg9 }, { .atom = DW_OP_piece, .number = 8 }, 45 { .atom = DW_OP_reg10 }, { .atom = DW_OP_piece, .number = 8 }, 46 { .atom = DW_OP_reg11 }, { .atom = DW_OP_piece, .number = 8 }, 56 { .atom = DW_OP_piece, .number = size }, \ 58 { .atom = DW_OP_piece, .number = size }, \ 60 { .atom = DW_OP_piece, .number = size }, \ 62 { .atom = DW_OP_piece, .number = size }, \ 64 { .atom = DW_OP_piece, .number = size }, \ 66 { .atom = DW_OP_piece, .number = size }, \ [all …]
|
D | sparc_retval.c | 43 { .atom = DW_OP_reg8 }, { .atom = DW_OP_piece, .number = 4 }, 44 { .atom = DW_OP_reg9 }, { .atom = DW_OP_piece, .number = 4 }, 52 { .atom = DW_OP_regx, .number = 32 }, { .atom = DW_OP_piece, .number = 4 }, 53 { .atom = DW_OP_regx, .number = 33 }, { .atom = DW_OP_piece, .number = 4 }, 54 { .atom = DW_OP_regx, .number = 34 }, { .atom = DW_OP_piece, .number = 4 }, 55 { .atom = DW_OP_regx, .number = 35 }, { .atom = DW_OP_piece, .number = 4 },
|
D | x86_64_retval.c | 43 { .atom = DW_OP_reg0 }, { .atom = DW_OP_piece, .number = 8 }, 44 { .atom = DW_OP_reg1 }, { .atom = DW_OP_piece, .number = 8 }, 53 { .atom = DW_OP_piece, .number = 10 }, 55 { .atom = DW_OP_piece, .number = 10 }, 63 { .atom = DW_OP_reg17 }, { .atom = DW_OP_piece, .number = 16 }, 64 { .atom = DW_OP_reg18 }, { .atom = DW_OP_piece, .number = 16 },
|
D | riscv_retval.c | 61 { .atom = DW_OP_reg10 }, { .atom = DW_OP_piece, .number = 8 }, in pass_in_gpr_lp64() 62 { .atom = DW_OP_reg11 }, { .atom = DW_OP_piece, .number = 8 } in pass_in_gpr_lp64() 84 { .atom = DW_OP_piece, .number = 4 }, in pass_in_fpr_lp64f() 86 { .atom = DW_OP_piece, .number = 4 } in pass_in_fpr_lp64f() 99 { .atom = DW_OP_piece, .number = 8 }, in pass_in_fpr_lp64d() 101 { .atom = DW_OP_piece, .number = 8 } in pass_in_fpr_lp64d()
|
D | arm_retval.c | 43 { .atom = DW_OP_reg0 }, { .atom = DW_OP_piece, .number = 4 }, 44 { .atom = DW_OP_reg1 }, { .atom = DW_OP_piece, .number = 4 }, 45 { .atom = DW_OP_reg2 }, { .atom = DW_OP_piece, .number = 4 }, 46 { .atom = DW_OP_reg3 }, { .atom = DW_OP_piece, .number = 4 },
|
D | sh_retval.c | 48 { .atom = DW_OP_reg0 }, { .atom = DW_OP_piece, .number = 4 }, 49 { .atom = DW_OP_reg1 }, { .atom = DW_OP_piece, .number = 4 }, 57 { .atom = DW_OP_reg25 }, { .atom = DW_OP_piece, .number = 4 }, 58 { .atom = DW_OP_reg26 }, { .atom = DW_OP_piece, .number = 4 },
|
D | aarch64_retval.c | 197 { .atom = DW_OP_reg0 }, { .atom = DW_OP_piece, .number = 8 }, in pass_in_gpr() 198 { .atom = DW_OP_reg1 }, { .atom = DW_OP_piece, .number = 8 } in pass_in_gpr() 223 { .atom = DW_OP_piece, .number = SIZE }, \ in pass_hfa() 225 { .atom = DW_OP_piece, .number = SIZE }, \ in pass_hfa() 227 { .atom = DW_OP_piece, .number = SIZE }, \ in pass_hfa() 229 { .atom = DW_OP_piece, .number = SIZE } \ in pass_hfa()
|
D | ppc_retval.c | 47 { .atom = DW_OP_reg3 }, { .atom = DW_OP_piece, .number = 4 }, 48 { .atom = DW_OP_reg4 }, { .atom = DW_OP_piece, .number = 4 }, 49 { .atom = DW_OP_reg5 }, { .atom = DW_OP_piece, .number = 4 }, 50 { .atom = DW_OP_reg6 }, { .atom = DW_OP_piece, .number = 4 },
|
D | ppc64_retval.c | 50 { .atom = DW_OP_regx, .number = 33 }, { .atom = DW_OP_piece, .number = 8 }, 51 { .atom = DW_OP_regx, .number = 34 }, { .atom = DW_OP_piece, .number = 8 }, 52 { .atom = DW_OP_regx, .number = 35 }, { .atom = DW_OP_piece, .number = 8 }, 53 { .atom = DW_OP_regx, .number = 36 }, { .atom = DW_OP_piece, .number = 8 },
|
D | i386_retval.c | 43 { .atom = DW_OP_reg0 }, { .atom = DW_OP_piece, .number = 4 }, 44 { .atom = DW_OP_reg2 }, { .atom = DW_OP_piece, .number = 4 },
|
D | alpha_retval.c | 50 { .atom = DW_OP_regx, .number = 32 }, { .atom = DW_OP_piece, .number = 4 }, 51 { .atom = DW_OP_regx, .number = 33 }, { .atom = DW_OP_piece, .number = 4 },
|
D | m68k_retval.c | 43 { .atom = DW_OP_reg0 }, { .atom = DW_OP_piece, .number = 4 }, 44 { .atom = DW_OP_reg1 }, { .atom = DW_OP_piece, .number = 4 },
|
D | s390_retval.c | 43 { .atom = DW_OP_reg2 }, { .atom = DW_OP_piece, .number = 4 }, 44 { .atom = DW_OP_reg3 }, { .atom = DW_OP_piece, .number = 4 },
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/DebugInfo/X86/ |
D | stack-value-piece.ll | 2 ; Test that DW_OP_piece is emitted for constants. 22 …NEXT: [{{.*}}, {{.*}}): DW_OP_reg5 RDI, DW_OP_piece 0x4, DW_OP_constu 0x0, DW_OP_stack_value, … 29 …XT: [{{.*}}, {{.*}}): DW_OP_reg17 XMM0, DW_OP_piece 0x4, DW_OP_constu 0x0, DW_OP_stack_value, … 34 …K-NEXT: [{{.*}}, {{.*}}): DW_OP_reg5 RDI, DW_OP_piece 0x4, DW_OP_constu 0x0, DW_OP_stack_value, … 36 …NEXT: [{{.*}}, {{.*}}): DW_OP_reg17 XMM0, DW_OP_piece 0x4, DW_OP_constu 0x0, DW_OP_stack_value, …
|
D | split-global.ll | 14 …CK: DW_AT_location [DW_FORM_exprloc] (DW_OP_addr 0x4, DW_OP_piece 0x4, DW_OP_addr 0x0, DW_OP_piece… 20 …location [DW_FORM_exprloc] (DW_OP_addr 0x8, DW_OP_piece 0x4, DW_OP_constu 0x2, DW_OP_stack_value, … 26 …rloc] (DW_OP_constu 0x1, DW_OP_stack_value, DW_OP_piece 0x4, DW_OP_constu 0x2, DW_OP_stack_value, …
|
D | fragment-offset-order.ll | 5 ; Verify that the empty DW_OP_piece operations that are created for the 32 …_location [DW_FORM_exprloc] (DW_OP_piece 0x8, DW_OP_addr 0x0, DW_OP_piece 0x8, DW_OP_piece 0x8, DW…
|
D | pieces-3.ll | 20 …0000000, 0x0000000000000004): DW_OP_reg5 RDI, DW_OP_piece 0x8, DW_OP_piece 0x4, DW_OP_reg4 RSI, DW… 21 …0000004, 0x0000000000000008): DW_OP_reg5 RDI, DW_OP_piece 0x8, DW_OP_piece 0x4, DW_OP_reg4 RSI, DW… 24 ; CHECK-NEXT: DW_AT_location {{.*}}(DW_OP_reg4 RSI, DW_OP_piece 0x4)
|
D | pieces-1.ll | 20 …[0x0000000000000000, 0x[[LTMP3:.*]]): DW_OP_reg5 RDI, DW_OP_piece 0x8, DW_OP_reg4 RSI, DW_OP_piece… 22 ; CHECK: [0x[[LTMP3]], {{.*}}): DW_OP_breg6 RBP-8, DW_OP_piece 0x8, DW_OP_reg4 RSI, DW_OP_piece 0x4
|
D | fi-piece.ll | 2 ; Test that multi-DW_OP_piece expressions are emitted for FI variables. 8 …: DW_AT_location [DW_FORM_exprloc] (DW_OP_fbreg -4, DW_OP_piece 0x2, DW_OP_fbreg -8, DW_OP_piece…
|
D | PR26148.ll | 22 …0000000000004, 0x0000000000000004): DW_OP_constu 0x3, DW_OP_piece 0x4, DW_OP_reg5 RDI, DW_OP_piece… 23 …000000000004, 0x0000000000000014): DW_OP_constu 0x3, DW_OP_piece 0x4, DW_OP_constu 0x0, DW_OP_piec…
|
D | FrameIndexExprs.ll | 6 …T_location [DW_FORM_exprloc] (DW_OP_fbreg -8, DW_OP_piece 0x3, DW_OP_piece 0x6, DW_OP_fbreg -3, DW…
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/DebugInfo/ARM/ |
D | partial-subreg.ll | 12 …}}): DW_OP_regx D16, DW_OP_piece 0x8, DW_OP_regx D17, DW_OP_piece 0x4, DW_OP_regx D16, DW_OP_piece…
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/tools/dsymutil/X86/ |
D | basic-lto-dw4-linking-x86.test | 26 CHECK: DW_AT_location (DW_OP_reg5 RDI, DW_OP_piece 0x4) 77 CHECK: [0x0000000100000f50, 0x0000000100000f5c): DW_OP_reg5 RDI, DW_OP_piece 0x4) 110 CHECK: [0x0000000100000f90, 0x0000000100000f9f): DW_OP_reg5 RDI, DW_OP_piece 0x4 111 CHECK: [0x0000000100000fa9, 0x0000000100000fad): DW_OP_reg5 RDI, DW_OP_piece 0x4) 125 CHECK-NEXT: [0x0000000000000000, 0x000000000000000c): DW_OP_reg5 RDI, DW_OP_piece 0x4 128 CHECK-NEXT: [0x0000000000000000, 0x000000000000000f): DW_OP_reg5 RDI, DW_OP_piece 0x4 129 CHECK-NEXT: [0x0000000000000019, 0x000000000000001d): DW_OP_reg5 RDI, DW_OP_piece 0x4
|
D | basic-lto-linking-x86.test | 31 CHECK: DW_AT_location (DW_OP_reg5 RDI, DW_OP_piece 0x4) 80 CHECK: [0x0000000100000f50, 0x0000000100000f5e): DW_OP_reg5 RDI, DW_OP_piece 0x4) 118 CHECK: [0x0000000100000f90, 0x0000000100000f9f): DW_OP_reg5 RDI, DW_OP_piece 0x4 119 CHECK: [0x0000000100000fa9, 0x0000000100000fad): DW_OP_reg5 RDI, DW_OP_piece 0x4) 137 CHECK-NEXT: [0x0000000000000000, 0x000000000000000e): DW_OP_reg5 RDI, DW_OP_piece 0x4 140 CHECK-NEXT: [0x0000000000000000, 0x000000000000000f): DW_OP_reg5 RDI, DW_OP_piece 0x4 141 CHECK-NEXT: [0x0000000000000019, 0x000000000000001d): DW_OP_reg5 RDI, DW_OP_piece 0x4
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/DebugInfo/Sparc/ |
D | subreg.ll | 3 ; CHECK: [{{.*}}, {{.*}}): DW_OP_regx D0, DW_OP_piece 0x8, DW_OP_regx D1, DW_OP_piece 0x8
|