Home
last modified time | relevance | path

Searched refs:ESDCTL_DDR2_EMR2 (Results 1 – 3 of 3) sorted by relevance

/external/u-boot/arch/arm/cpu/arm1136/mx35/
Dmx35_sdram.c12 #define ESDCTL_DDR2_EMR2 0x04000000 macro
89 writeb(0xda, start_address + ESDCTL_DDR2_EMR2); /* EMRS2 */ in mx3_setup_sdram_bank()
/external/u-boot/board/freescale/mx35pdk/
Dmx35pdk.h33 #define ESDCTL_DDR2_EMR2 0x04000000 macro
Dlowlevel_init.S183 ldr r4, =ESDCTL_DDR2_EMR2