Home
last modified time | relevance | path

Searched refs:FPArgRegs (Results 1 – 3 of 3) sorted by relevance

/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/
DPPCISelLowering.cpp1771 static const unsigned FPArgRegs[] = { in LowerFormalArguments_SVR4() local
1775 const unsigned NumFPArgRegs = array_lengthof(FPArgRegs); in LowerFormalArguments_SVR4()
1779 FuncInfo->setVarArgsNumFPR(CCInfo.getFirstUnallocated(FPArgRegs, in LowerFormalArguments_SVR4()
1817 unsigned VReg = MF.getRegInfo().getLiveInVirtReg(FPArgRegs[FPRIndex]); in LowerFormalArguments_SVR4()
1819 VReg = MF.addLiveIn(FPArgRegs[FPRIndex], &PPC::F8RCRegClass); in LowerFormalArguments_SVR4()
/external/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp3042 static const MCPhysReg FPArgRegs[] = { in LowerFormalArguments_32SVR4() local
3046 unsigned NumFPArgRegs = array_lengthof(FPArgRegs); in LowerFormalArguments_32SVR4()
3052 FuncInfo->setVarArgsNumFPR(CCInfo.getFirstUnallocated(FPArgRegs)); in LowerFormalArguments_32SVR4()
3089 unsigned VReg = MF.getRegInfo().getLiveInVirtReg(FPArgRegs[FPRIndex]); in LowerFormalArguments_32SVR4()
3091 VReg = MF.addLiveIn(FPArgRegs[FPRIndex], &PPC::F8RCRegClass); in LowerFormalArguments_32SVR4()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp3529 static const MCPhysReg FPArgRegs[] = { in LowerFormalArguments_32SVR4() local
3533 unsigned NumFPArgRegs = array_lengthof(FPArgRegs); in LowerFormalArguments_32SVR4()
3539 FuncInfo->setVarArgsNumFPR(CCInfo.getFirstUnallocated(FPArgRegs)); in LowerFormalArguments_32SVR4()
3576 unsigned VReg = MF.getRegInfo().getLiveInVirtReg(FPArgRegs[FPRIndex]); in LowerFormalArguments_32SVR4()
3578 VReg = MF.addLiveIn(FPArgRegs[FPRIndex], &PPC::F8RCRegClass); in LowerFormalArguments_32SVR4()