Home
last modified time | relevance | path

Searched refs:FPTieEven (Results 1 – 10 of 10) sorted by relevance

/external/vixl/src/
Dutils-vixl.cc210 Float16ToRawbits(FPToFloat16(dvalue, FPTieEven, kIgnoreDefaultNaN)); in Float16()
340 VIXL_ASSERT((round_mode == FPTieEven) || (round_mode == FPRoundOdd)); in FPToFloat()
452 VIXL_ASSERT(round_mode == FPTieEven); in FPToFloat16()
507 VIXL_ASSERT(round_mode == FPTieEven); in FPToFloat16()
Dutils-vixl.h1006 FPTieEven = 0x0, enumerator
1042 VIXL_ASSERT((round_mode == FPTieEven) || (round_mode == FPRoundOdd)); in FPRound()
1116 if (round_mode == FPTieEven) { in FPRound()
1150 if (round_mode == FPTieEven) { in FPRound()
1175 if (round_mode == FPTieEven) { in FPRound()
/external/vixl/src/aarch64/
Dsimulator-aarch64.cc2882 WriteWRegister(dst, FPToInt32(ReadHRegister(src), FPTieEven)); in VisitFPIntegerConvert()
2885 WriteXRegister(dst, FPToInt64(ReadHRegister(src), FPTieEven)); in VisitFPIntegerConvert()
2888 WriteWRegister(dst, FPToInt32(ReadSRegister(src), FPTieEven)); in VisitFPIntegerConvert()
2891 WriteXRegister(dst, FPToInt64(ReadSRegister(src), FPTieEven)); in VisitFPIntegerConvert()
2894 WriteWRegister(dst, FPToInt32(ReadDRegister(src), FPTieEven)); in VisitFPIntegerConvert()
2897 WriteXRegister(dst, FPToInt64(ReadDRegister(src), FPTieEven)); in VisitFPIntegerConvert()
2900 WriteWRegister(dst, FPToUInt32(ReadHRegister(src), FPTieEven)); in VisitFPIntegerConvert()
2903 WriteXRegister(dst, FPToUInt64(ReadHRegister(src), FPTieEven)); in VisitFPIntegerConvert()
2906 WriteWRegister(dst, FPToUInt32(ReadSRegister(src), FPTieEven)); in VisitFPIntegerConvert()
2909 WriteXRegister(dst, FPToUInt64(ReadSRegister(src), FPTieEven)); in VisitFPIntegerConvert()
[all …]
Dlogic-aarch64.cc4034 case FPTieEven: { in FPRoundInt()
4863 FPToFloat16(src.Float<float>(i), FPTieEven, ReadDN()))); in fcvtn()
4868 dst.SetFloat(i, FPToFloat(src.Float<double>(i), FPTieEven, ReadDN())); in fcvtn()
4883 FPToFloat16(src.Float<float>(i), FPTieEven, ReadDN()))); in fcvtn2()
4889 FPToFloat(src.Float<double>(i), FPTieEven, ReadDN())); in fcvtn2()
5066 case FPTieEven: in FPRecipEstimate()
Dsimulator-aarch64.h3136 VIXL_ASSERT(ReadFpcr().GetRMode() == FPTieEven);
/external/v8/src/arm64/
Dsimulator-arm64.cc2576 case FCVTNS_ws: set_wreg(dst, FPToInt32(sreg(src), FPTieEven)); break; in VisitFPIntegerConvert()
2577 case FCVTNS_xs: set_xreg(dst, FPToInt64(sreg(src), FPTieEven)); break; in VisitFPIntegerConvert()
2578 case FCVTNS_wd: set_wreg(dst, FPToInt32(dreg(src), FPTieEven)); break; in VisitFPIntegerConvert()
2579 case FCVTNS_xd: set_xreg(dst, FPToInt64(dreg(src), FPTieEven)); break; in VisitFPIntegerConvert()
2580 case FCVTNU_ws: set_wreg(dst, FPToUInt32(sreg(src), FPTieEven)); break; in VisitFPIntegerConvert()
2581 case FCVTNU_xs: set_xreg(dst, FPToUInt64(sreg(src), FPTieEven)); break; in VisitFPIntegerConvert()
2582 case FCVTNU_wd: set_wreg(dst, FPToUInt32(dreg(src), FPTieEven)); break; in VisitFPIntegerConvert()
2583 case FCVTNU_xd: set_xreg(dst, FPToUInt64(dreg(src), FPTieEven)); break; in VisitFPIntegerConvert()
2765 set_sreg(fd, FPToFloat(dreg(fn), FPTieEven)); in VisitFPDataProcessing1Source()
2768 set_hreg(fd, FPToFloat16(sreg(fn), FPTieEven)); in VisitFPDataProcessing1Source()
[all …]
Dsimulator-arm64.h55 DCHECK((round_mode == FPTieEven) || (round_mode == FPRoundOdd)); in FPRound()
129 if (round_mode == FPTieEven) { in FPRound()
163 if (round_mode == FPTieEven) { in FPRound()
184 if (round_mode == FPTieEven) { in FPRound()
2142 DCHECK(fpcr().RMode() == FPTieEven); // Ties-to-even rounding only. in AssertSupportedFPCR()
Dsimulator-logic-arm64.cc199 DCHECK_EQ(round_mode, FPTieEven); in FPToFloat16()
247 DCHECK_EQ(round_mode, FPTieEven); in FPToFloat16()
295 DCHECK((round_mode == FPTieEven) || (round_mode == FPRoundOdd)); in FPToFloat()
3175 case FPTieEven: { in FPRoundInt()
3791 dst.SetFloat(i, FPToFloat16(src.Float<float>(i), FPTieEven)); in fcvtn()
3796 dst.SetFloat(i, FPToFloat(src.Float<double>(i), FPTieEven)); in fcvtn()
3807 dst.SetFloat(i + lane_count, FPToFloat16(src.Float<float>(i), FPTieEven)); in fcvtn2()
3812 dst.SetFloat(i + lane_count, FPToFloat(src.Float<double>(i), FPTieEven)); in fcvtn2()
3968 case FPTieEven: in FPRecipEstimate()
Dinstructions-arm64.h61 FPTieEven = 0x0, enumerator
Dmacro-assembler-arm64.cc1498 STATIC_ASSERT(FPTieEven == 0); in AssertFPCRState()