Home
last modified time | relevance | path

Searched refs:FSL_CORENET_RCWSR5_DDR_SYNC (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/powerpc/cpu/mpc85xx/
Dcpu.c61 u32 ddr_sync = ((gur->rcwsr[5]) & FSL_CORENET_RCWSR5_DDR_SYNC) in checkcpu()
/external/u-boot/arch/powerpc/include/asm/
Dimmap_85xx.h1834 #define FSL_CORENET_RCWSR5_DDR_SYNC 0x00000080 macro