Home
last modified time | relevance | path

Searched refs:Gen2 (Results 1 – 15 of 15) sorted by relevance

/external/grpc-grpc/src/csharp/Grpc.Microbenchmarks/
DGCStats.cs41 GC.CollectionCount(2) - lastSnapshot.Gen2); in GetSnapshot()
57 this.Gen2 = gen2; in GCStatsSnapshot()
62 public int Gen2 { get; } property in Grpc.Microbenchmarks.GCStatsSnapshot
66 … return string.Format("[GCCollectionCount: gen0 {0}, gen1 {1}, gen2 {2}]", Gen0, Gen1, Gen2); in ToString()
/external/u-boot/drivers/pinctrl/renesas/
DKconfig10 bool "Renesas RCar Gen2 R8A7790 pin control driver"
21 bool "Renesas RCar Gen2 R8A7791 pin control driver"
32 bool "Renesas RCar Gen2 R8A7792 pin control driver"
43 bool "Renesas RCar Gen2 R8A7793 pin control driver"
54 bool "Renesas RCar Gen2 R8A7794 pin control driver"
/external/u-boot/drivers/pci/
DKconfig64 bool "Renesas RCar Gen2 PCIe driver"
69 Renesas RCar Gen2 SoCs. The PCIe controller on RCar Gen2 is
/external/u-boot/arch/arm/mach-rmobile/
DKconfig.324 string "Renesas RCar Gen2 board name"
8 bool "Renesas RCar Gen2"
DKconfig8 bool "Renesas ARM SoCs R-Car Gen1/Gen2 (32bit)"
/external/u-boot/drivers/clk/renesas/
DKconfig8 bool "Renesas RCar Gen2 clock driver"
12 Enable this to support the clocks on Renesas RCar Gen2 SoC.
/external/u-boot/board/freescale/t104xrdb/
Dt104x_pbi.cfg2 #Software Workaround for errata A-007662 to train PCIe2 controller in Gen2 speed
Dt104x_pbi_sb.cfg2 #Software Workaround for errata A-007662 to train PCIe2 controller in Gen2 speed
/external/u-boot/board/freescale/ls1021aqds/
DREADME45 - Two PCI Express Gen2 controllers running at up to 5 GHz
/external/u-boot/board/freescale/ls1021atwr/
DREADME45 - Two PCI Express Gen2 controllers running at up to 5 GHz
/external/u-boot/arch/arm/dts/
Darmada-xp-mv78230.dtsi85 * MV78230 has 2 PCIe units Gen2.0: One unit can be
Darmada-xp-mv78460.dtsi103 * MV78460 has 4 PCIe units Gen2.0: Two units can be
Darmada-xp-mv78260.dtsi86 * MV78260 has 3 PCIe units Gen2.0: Two units can be
/external/u-boot/board/freescale/t208xrdb/
DREADME55 - SerDes-2 Lane A-D: to PCIe Slot (PCIe1 x4, Gen2)
/external/u-boot/arch/arm/cpu/armv8/fsl-layerscape/doc/
DREADME.soc145 - One PCI Express Gen2 controller, supporting x1 operation