Home
last modified time | relevance | path

Searched refs:HIGH (Results 1 – 25 of 112) sorted by relevance

12345

/external/ltp/testcases/open_posix_testsuite/Documentation/
DCOVERAGE.threads21 pthread_attr_destroy YES HIGH
22 pthread_attr_getdetachstate YES HIGH
23 pthread_attr_init YES HIGH
24 pthread_attr_setdetachstate YES HIGH
25 pthread_cancel YES HIGH
36 pthread_create YES HIGH
37 pthread_detach YES HIGH
38 pthread_equal YES HIGH
39 pthread_exit YES HIGH
40 pthread_join YES HIGH
[all …]
DCOVERAGE.semaphores20 sem_close YES HIGH
21 sem_destroy YES HIGH
23 sem_init YES HIGH
24 sem_open YES HIGH
25 sem_post YES HIGH
27 sem_trywait YES HIGH
28 sem_wait YES HIGH
29 sem_unlink YES HIGH
DCOVERAGE.mqueues22 mq_close YES HIGH DONE
25 mq_open YES HIGH DONE
26 mq_receive YES HIGH DONE
27 mq_send YES HIGH DONE
DCOVERAGE.timers28 clock_nanosleep YES* HIGH
29 nanosleep YES HIGH
30 timer_create YES* HIGH
32 timer_getoverrun YES HIGH
DCOVERAGE.signals38 kill YES HIGH
39 killpg YES HIGH
42 raise YES HIGH
43 sigaction YES HIGH
/external/u-boot/arch/arm/mach-sunxi/
Ddram_sunxi_dw.c121 MBUS_CONF( GPU, true, HIGH, 0, 1536, 1024, 256); in mctl_set_master_priority_h3()
124 MBUS_CONF( VE, true, HIGH, 0, 1792, 1600, 256); in mctl_set_master_priority_h3()
126 MBUS_CONF( NAND, true, HIGH, 0, 256, 128, 64); in mctl_set_master_priority_h3()
129 MBUS_CONF( DI, true, HIGH, 0, 1024, 256, 64); in mctl_set_master_priority_h3()
131 MBUS_CONF(DE_CFD, true, HIGH, 0, 1024, 288, 64); in mctl_set_master_priority_h3()
146 MBUS_CONF( GPU, false, HIGH, 0, 1536, 1400, 256); in mctl_set_master_priority_a64()
148 MBUS_CONF( DMA, true, HIGH, 0, 256, 80, 100); in mctl_set_master_priority_a64()
149 MBUS_CONF( VE, true, HIGH, 0, 1792, 1600, 256); in mctl_set_master_priority_a64()
150 MBUS_CONF( CSI, true, HIGH, 0, 256, 128, 0); in mctl_set_master_priority_a64()
151 MBUS_CONF( NAND, true, HIGH, 0, 256, 128, 64); in mctl_set_master_priority_a64()
[all …]
/external/eigen/unsupported/Eigen/CXX11/src/Tensor/
DTensorUInt128.h31 template <typename HIGH = uint64_t, typename LOW = uint64_t>
34 HIGH high;
40 EIGEN_STATIC_ASSERT(sizeof(OTHER_HIGH) <= sizeof(HIGH), YOU_MADE_A_PROGRAMMING_MISTAKE); in TensorUInt128()
47 EIGEN_STATIC_ASSERT(sizeof(OTHER_HIGH) <= sizeof(HIGH), YOU_MADE_A_PROGRAMMING_MISTAKE);
62 TensorUInt128(HIGH y, LOW x) : high(y), low(x) { } in TensorUInt128()
70 EIGEN_DEVICE_FUNC EIGEN_ALWAYS_INLINE HIGH upper() const { in upper()
149 const uint64_t HIGH = 0xFFFFFFFF00000000LL; variable
152 uint64_t c = (lhs.low & HIGH) >> 32LL;
154 uint64_t a = (lhs.high & HIGH) >> 32LL;
157 uint64_t g = (rhs.low & HIGH) >> 32LL;
[all …]
/external/u-boot/board/renesas/sh7785lcr/
Drtl8169_mac.c63 EEDI(HIGH); in sh7785lcr_bitset()
69 EECLK(HIGH); in sh7785lcr_bitset()
81 EECLK(HIGH); in sh7785lcr_bitget()
170 EECS(HIGH); in sh7785lcr_datawrite()
191 EECS(HIGH); in sh7785lcr_macerase()
224 EECS(HIGH); in sh7785lcr_macdtrd()
253 EECS(HIGH); in sh7785lcr_eepewen()
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/
Darm64-strict-align.ll6 ; CHECK-STRICT: ldrh [[HIGH:w[0-9]+]], [x0, #2]
8 ; CHECK-STRICT: bfi [[LOW]], [[HIGH]], #16, #16
18 ; CHECK-STRICT: ldp w[[LOW:[0-9]+]], w[[HIGH:[0-9]+]], [x0]
19 ; CHECK-STRICT: bfi x[[LOW]], x[[HIGH]], #32, #32
/external/llvm/test/CodeGen/AArch64/
Darm64-strict-align.ll6 ; CHECK-STRICT: ldrh [[HIGH:w[0-9]+]], [x0, #2]
8 ; CHECK-STRICT: bfi [[LOW]], [[HIGH]], #16, #16
18 ; CHECK-STRICT: ldp w[[LOW:[0-9]+]], w[[HIGH:[0-9]+]], [x0]
19 ; CHECK-STRICT: bfi x[[LOW]], x[[HIGH]], #32, #32
/external/u-boot/board/intel/cherryhill/
Dcherryhill.c77 GPIO_PAD_CONF("N05: GPIO_DFX4", GPIO, M1, GPO, HIGH, NA,
80 GPIO_PAD_CONF("N04: GPIO_DFX5", GPIO, M1, GPO, HIGH, NA,
101 GPIO_PAD_CONF("N22: GPIO_SUS4", GPIO, M1, GPO, HIGH, NA,
104 GPIO_PAD_CONF("N20: GPIO_SUS5", GPIO, M1, GPO, HIGH, NA,
203 GPIO_PAD_CONF("E19: MF_ISH_GPIO_5", GPIO, M1, GPO, HIGH, NA,
209 GPIO_PAD_CONF("E16: MF_ISH_GPIO_7", GPIO, M1, GPO, HIGH, NA,
258 GPIO_PAD_CONF("SE16: SDMMC1_CLK", NATIVE, M1, NA, NA, HIGH,
261 GPIO_PAD_CONF("SE23: SDMMC1_CMD", NATIVE, M1, NA, NA, HIGH,
264 GPIO_PAD_CONF("SE17: SDMMC1_D0", NATIVE, M1, NA, NA, HIGH,
267 GPIO_PAD_CONF("SE24: SDMMC1_D1", NATIVE, M1, NA, NA, HIGH,
[all …]
/external/clang/test/Preprocessor/
Dc99-6_10_3_4_p6.c18 glue(HIGH, LOW);
19 xglue(HIGH, LOW)
/external/u-boot/board/nvidia/p2371-2180/
Dpinmux-config-p2371-2180.h100 PINCFG(PEX_L0_RST_N_PA0, PE0, NORMAL, NORMAL, OUTPUT, DISABLE, HIGH),
101 PINCFG(PEX_L0_CLKREQ_N_PA1, PE0, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
102 PINCFG(PEX_WAKE_N_PA2, PE, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
103 PINCFG(PEX_L1_RST_N_PA3, PE1, NORMAL, NORMAL, OUTPUT, DISABLE, HIGH),
104 PINCFG(PEX_L1_CLKREQ_N_PA4, PE1, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
160 PINCFG(GEN2_I2C_SCL_PJ2, I2C2, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
161 PINCFG(GEN2_I2C_SDA_PJ3, I2C2, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
239 PINCFG(HDMI_CEC_PCC0, CEC, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
243 PINCFG(USB_VBUS_EN0_PCC4, USB, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
244 PINCFG(USB_VBUS_EN1_PCC5, USB, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
/external/icu/android_icu4j/src/main/java/android/icu/text/
DUnicodeSet.java307 private static final int HIGH = 0x110000; // HIGH > all valid values. 10000 for code units. field in UnicodeSet
317 private static final int MAX_LENGTH = HIGH + 1;
327 public static final int MAX_VALUE = HIGH - 1;
364 list[0] = HIGH; in UnicodeSet()
415 list[i] = HIGH; // terminate in UnicodeSet()
1186 if (limit == HIGH) { in add_unchecked()
1191 if (limit < HIGH) { in add_unchecked()
1194 list[len++] = HIGH; in add_unchecked()
1197 list[len++] = HIGH; in add_unchecked()
1277 list[len++] = HIGH; in add_unchecked()
[all …]
/external/icu/icu4j/main/classes/core/src/com/ibm/icu/text/
DUnicodeSet.java309 private static final int HIGH = 0x110000; // HIGH > all valid values. 10000 for code units. field in UnicodeSet
319 private static final int MAX_LENGTH = HIGH + 1;
331 public static final int MAX_VALUE = HIGH - 1;
369 list[0] = HIGH; in UnicodeSet()
423 list[i] = HIGH; // terminate in UnicodeSet()
1216 if (limit == HIGH) { in add_unchecked()
1221 if (limit < HIGH) { in add_unchecked()
1224 list[len++] = HIGH; in add_unchecked()
1227 list[len++] = HIGH; in add_unchecked()
1308 list[len++] = HIGH; in add_unchecked()
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AVR/
Dumul-with-overflow.ll13 ; CHECK: mov [[HIGH:r[0-9]+]], r1
15 ; CHECK: cpi {{.*}}[[HIGH]], 0
/external/llvm/test/CodeGen/SystemZ/
Dtls-02.ll11 ; CHECK-MAIN: ear [[HIGH:%r[0-5]]], %a0
12 ; CHECK-MAIN: sllg %r2, [[HIGH]], 32
Dtls-01.ll15 ; CHECK-MAIN: ear [[HIGH:%r[0-5]]], %a0
16 ; CHECK-MAIN: sllg %r2, [[HIGH]], 32
Dtls-03.ll17 ; CHECK-MAIN: ear [[HIGH:%r[0-5]]], %a0
18 ; CHECK-MAIN: sllg [[TP:%r[0-5]]], [[HIGH]], 32
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/SystemZ/
Dtls-02.ll11 ; CHECK-MAIN: ear [[HIGH:%r[0-5]]], %a0
12 ; CHECK-MAIN: sllg %r2, [[HIGH]], 32
Dtls-03.ll17 ; CHECK-MAIN: ear [[HIGH:%r[0-5]]], %a0
18 ; CHECK-MAIN: sllg [[TP:%r[0-5]]], [[HIGH]], 32
Dtls-01.ll15 ; CHECK-MAIN: ear [[HIGH:%r[0-5]]], %a0
16 ; CHECK-MAIN: sllg %r2, [[HIGH]], 32
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/
Dshift-combine.ll127 ; CHECK-BE: ldr [[HIGH:r[0-9]+]], [r0]
129 ; CHECK-BE-NEXT: orr r0, [[LOW]], [[HIGH]], lsl #16
131 ; CHECK-V6M: ldr [[HIGH:r[0-9]+]], [r0, #4]
132 ; CHECK-V6M-NEXT: lsls [[HIGH]], [[HIGH]], #16
134 ; CHECK-ALIGN: ldr [[HIGH:r[0-9]+]], [r0, #4]
136 ; CHECK-ALIGN-NEXT: orr.w r0, [[LOW]], [[HIGH]], lsl #16
154 ; CHECK-ALIGN: ldr [[HIGH:r[0-9]+]], [r0, #4]
156 ; CHECK-ALIGN-NEXT: orr.w r0, [[LOW]], [[HIGH]], lsl #8
/external/u-boot/board/nvidia/p2371-0000/
Dpinmux-config-p2371-0000.h89 PINCFG(PEX_L0_RST_N_PA0, PE0, NORMAL, NORMAL, OUTPUT, DISABLE, HIGH),
90 PINCFG(PEX_L0_CLKREQ_N_PA1, PE0, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
91 PINCFG(PEX_WAKE_N_PA2, PE, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
92 PINCFG(PEX_L1_RST_N_PA3, PE1, NORMAL, NORMAL, OUTPUT, DISABLE, HIGH),
93 PINCFG(PEX_L1_CLKREQ_N_PA4, PE1, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
149 PINCFG(GEN2_I2C_SCL_PJ2, I2C2, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
150 PINCFG(GEN2_I2C_SDA_PJ3, I2C2, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
228 PINCFG(HDMI_CEC_PCC0, CEC, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
232 PINCFG(USB_VBUS_EN0_PCC4, USB, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Hexagon/
Dinline-asm-hexagon.ll6 ;CHECK: HIGH([[REGH]])
13 …%1 = call { i64, i32 } asm sideeffect "1: $0 = memd_locked($5)\0A\09 $1 = HIGH(${0:H}) \…

12345