| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonBitSimplify.cpp | 1464 bool findMatch(const BitTracker::RegisterRef &Inp,
1489 bool CopyGeneration::findMatch(const BitTracker::RegisterRef &Inp, in findMatch() argument
1491 if (!BT.has(Inp.Reg)) in findMatch()
1493 const BitTracker::RegisterCell &InpRC = BT.lookup(Inp.Reg); in findMatch()
1495 if (!HBS::getSubregMask(Inp, B, W, MRI)) in findMatch()
1499 if (!BT.has(R) || !HBS::isTransparentCopy(R, Inp, MRI)) in findMatch()
1504 if (MRI.getRegClass(Inp.Reg) != MRI.getRegClass(R)) in findMatch()
2326 BitTracker::RegisterRef Inp, Out; member
2495 .addReg(G.Inp.Reg) in moveGroup()
2497 RegMap.insert(std::make_pair(G.Inp.Reg, PhiR)); in moveGroup()
[all …]
|
| D | HexagonISelDAGToDAG.cpp | 1255 SDValue Inp = Op, Res; in SelectInlineAsmMemoryOperand() local
1264 if (SelectAddrFI(Inp, Res)) in SelectInlineAsmMemoryOperand()
1267 OutOps.push_back(Inp); in SelectInlineAsmMemoryOperand()
|
| D | HexagonInstrInfo.td | 4117 dag Out, dag Inp>
4118 : SInst<Out, Inp, "$Rd = "#MnOp#"($Rs)", [], "", S_2op_tc_1_SLOT23> {
|
| /external/llvm/lib/CodeGen/ |
| D | DFAPacketizer.cpp | 41 DFAInput addDFAFuncUnits(DFAInput Inp, unsigned FuncUnits) { in addDFAFuncUnits() argument
42 return (Inp << DFA_MAX_RESOURCES) | FuncUnits; in addDFAFuncUnits()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
| D | HexagonBitSimplify.cpp | 1507 bool findMatch(const BitTracker::RegisterRef &Inp,
1539 bool CopyGeneration::findMatch(const BitTracker::RegisterRef &Inp, in findMatch() argument
1541 if (!BT.has(Inp.Reg)) in findMatch()
1543 const BitTracker::RegisterCell &InpRC = BT.lookup(Inp.Reg); in findMatch()
1544 auto *FRC = HBS::getFinalVRegClass(Inp, MRI); in findMatch()
1546 if (!HBS::getSubregMask(Inp, B, W, MRI)) in findMatch()
1557 if (!HBS::isTransparentCopy(R, Inp, MRI)) in findMatch()
1580 if (HBS::isTransparentCopy(Out, Inp, MRI)) in findMatch()
2908 BitTracker::RegisterRef Inp, Out; member
3071 .addReg(G.Inp.Reg) in moveGroup()
[all …]
|
| D | HexagonISelDAGToDAGHVX.cpp | 670 ResultStack(SDNode *Inp) in ResultStack()
671 : InpNode(Inp), InpTy(Inp->getValueType(0).getSimpleVT()) {} in ResultStack()
1165 OpRef Inp[2] = { Va, Vb }; in packp() local
1174 OpRef Op = Inp[I/2]; in packp()
|
| D | HexagonISelDAGToDAG.cpp | 912 SDValue Inp = Op, Res; in SelectInlineAsmMemoryOperand() local
921 if (SelectAddrFI(Inp, Res)) in SelectInlineAsmMemoryOperand()
924 OutOps.push_back(Inp); in SelectInlineAsmMemoryOperand()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
| D | DFAPacketizer.cpp | 57 static DFAInput addDFAFuncUnits(DFAInput Inp, unsigned FuncUnits) { in addDFAFuncUnits() argument
58 return (Inp << DFA_MAX_RESOURCES) | FuncUnits; in addDFAFuncUnits()
|
| /external/llvm/utils/TableGen/ |
| D | DFAPacketizerEmitter.cpp | 61 DFAInput addDFAFuncUnits(DFAInput Inp, unsigned FuncUnits) { in addDFAFuncUnits() argument
62 return (Inp << DFA_MAX_RESOURCES) | FuncUnits; in addDFAFuncUnits()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/ |
| D | DFAPacketizerEmitter.cpp | 66 DFAInput addDFAFuncUnits(DFAInput Inp, unsigned FuncUnits) { in addDFAFuncUnits() argument
67 return (Inp << DFA_MAX_RESOURCES) | FuncUnits; in addDFAFuncUnits()
|
| /external/honggfuzz/examples/apache-httpd/corpus_http2/ |
| D | fd1b1b2cc4dcd8b879282abd6831c99c.0001fec7.honggfuzz.cov | 131 …��kf�`��}˴Ў���?��&[�*�!���<�#�XF?�6��P��Ӯ+>��g�J4�`��x{ IMp���y���$Inp��ZS���#�5X���Ž��v…
334 …��kf�`��}˴Ў���?��&[�*�!���<�#�XF?�6��P��Ӯ+>��g�J4�`��x{ IMp���y���$Inp��ZS���#�5X���Ž��v…
724 …��kf�`��}˴Ў���?��&[�*�!���<�#�XF?�6��P��Ӯ+>��g�J4�`��x{ IMp���y���$Inp��ZS���#�5X���Ž��v…
867 …��kf�`��}˴Ў���?��&[�*�!���<�#�XF?�6��P��Ӯ+>��g�J4�`��x{ IMp���y���$Inp��ZS���#�5X���Ž��v…
|
| D | b06ba912605eb9cb87378892f710b12b.000188b5.honggfuzz.cov | 753 ���x:=jP���Y"�Inp�l�8��"���q|M��M�NǏ1/\��?�m1ˢ$
|
| /external/honggfuzz/examples/apache-httpd/corpus_http1/ |
| D | b06ba912605eb9cb87378892f710b12b.000188b5.honggfuzz.cov | 753 ���x:=jP���Y"�Inp�l�8��"���q|M��M�NǏ1/\��?�m1ˢ$
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 34741 SDValue Inp = (i == 0) ? Node->getOperand(1) : Node->getOperand(0); in combineAndLoadToBZHI() local
34756 return DAG.getNode(ISD::AND, dl, VT, Inp, LShr); in combineAndLoadToBZHI()
|