Searched refs:InputRegs (Results 1 – 10 of 10) sorted by relevance
| /external/llvm/include/llvm/Target/ |
| D | TargetInstrInfo.h | 392 SmallVectorImpl<RegSubRegPairAndIdx> &InputRegs) const;
935 SmallVectorImpl<RegSubRegPairAndIdx> &InputRegs) const { in getRegSequenceLikeInputs() argument
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
| D | TargetInstrInfo.cpp | 1155 SmallVectorImpl<RegSubRegPairAndIdx> &InputRegs) const { in getRegSequenceInputs()
1160 return getRegSequenceLikeInputs(MI, DefIdx, InputRegs); in getRegSequenceInputs()
1174 InputRegs.push_back(RegSubRegPairAndIdx(MOReg.getReg(), MOReg.getSubReg(), in getRegSequenceInputs()
|
| /external/llvm/lib/CodeGen/ |
| D | TargetInstrInfo.cpp | 1125 SmallVectorImpl<RegSubRegPairAndIdx> &InputRegs) const { in getRegSequenceInputs()
1130 return getRegSequenceLikeInputs(MI, DefIdx, InputRegs); in getRegSequenceInputs()
1142 InputRegs.push_back(RegSubRegPairAndIdx(MOReg.getReg(), MOReg.getSubReg(), in getRegSequenceInputs()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
| D | TargetInstrInfo.h | 465 SmallVectorImpl<RegSubRegPairAndIdx> &InputRegs) const;
1029 SmallVectorImpl<RegSubRegPairAndIdx> &InputRegs) const { in getRegSequenceLikeInputs() argument
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.h | 56 SmallVectorImpl<RegSubRegPairAndIdx> &InputRegs) const override;
|
| D | ARMBaseInstrInfo.cpp | 4597 SmallVectorImpl<RegSubRegPairAndIdx> &InputRegs) const { in getRegSequenceLikeInputs()
4609 InputRegs.push_back( in getRegSequenceLikeInputs()
4613 InputRegs.push_back( in getRegSequenceLikeInputs()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.h | 61 SmallVectorImpl<RegSubRegPairAndIdx> &InputRegs) const override;
|
| D | ARMBaseInstrInfo.cpp | 4992 SmallVectorImpl<RegSubRegPairAndIdx> &InputRegs) const { in getRegSequenceLikeInputs()
5005 InputRegs.push_back(RegSubRegPairAndIdx(MOReg->getReg(), in getRegSequenceLikeInputs()
5010 InputRegs.push_back(RegSubRegPairAndIdx(MOReg->getReg(), in getRegSequenceLikeInputs()
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGBuilder.cpp | 5603 std::set<unsigned> &InputRegs, in MarkAllocatedRegs() argument
5611 MarkRegAndAliases(AssignedRegs.Regs[i], InputRegs, TRI); in MarkAllocatedRegs()
5694 std::set<unsigned> &InputRegs) { in GetRegistersForValue() argument
5794 OpInfo.MarkAllocatedRegs(isOutReg, isInReg, OutputRegs, InputRegs, *TRI); in GetRegistersForValue()
5825 std::set<unsigned> OutputRegs, InputRegs; in visitInlineAsm() local
5989 InputRegs); in visitInlineAsm()
6001 InputRegs); in visitInlineAsm()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
| D | SIISelLowering.cpp | 2256 AMDGPUFunctionArgInfo::PreloadedValue InputRegs[] = { in passSpecialInputs() local
2270 for (auto InputID : InputRegs) { in passSpecialInputs()
|