Home
last modified time | relevance | path

Searched refs:MBUS_CLK_DEFAULT (Results 1 – 4 of 4) sorted by relevance

/external/u-boot/arch/arm/include/asm/arch-sunxi/
Dclock_sun6i.h438 #define MBUS_CLK_DEFAULT 0x81000002 /* PLL6x2 / 3 */ macro
440 #define MBUS_CLK_DEFAULT 0x81000003 /* PLL6 / 4 */ macro
442 #define MBUS_CLK_DEFAULT 0x81000001 /* PLL6 / 2 */ macro
Dclock_sun8i_a83t.h266 #define MBUS_CLK_DEFAULT 0x81000002 /* PLL6 / 2 */ macro
/external/u-boot/arch/arm/mach-sunxi/
Dclock_sun6i.c50 writel(MBUS_CLK_DEFAULT, &ccm->mbus0_clk_cfg); in clock_init_safe()
52 writel(MBUS_CLK_DEFAULT, &ccm->mbus1_clk_cfg); in clock_init_safe()
Dclock_sun8i_a83t.c44 writel(MBUS_CLK_DEFAULT, &ccm->mbus_clk_cfg); in clock_init_safe()