Home
last modified time | relevance | path

Searched refs:MCSPI1_SIMO (Results 1 – 20 of 20) sorted by relevance

/external/u-boot/board/amazon/kc1/
Dkc1.h53 { MCSPI1_SIMO, (IDIS | DIS | M7) }, /* safe_mode */
/external/u-boot/arch/arm/include/asm/arch-omap5/
Dmux_omap5.h257 #define MCSPI1_SIMO 0x01c0 macro
/external/u-boot/arch/arm/include/asm/arch-omap4/
Dmux_omap4.h196 #define MCSPI1_SIMO 0x0136 macro
/external/u-boot/board/gumstix/duovero/
Dduovero_mux_data.h133 {MCSPI1_SIMO, (IEN | OFF_EN | OFF_PD | OFF_IN | M0)}, /* mcspi1_simo */
/external/u-boot/board/overo/
Dovero.h97 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | DIS | M0)) /*McSPI1_SIMO */\
/external/u-boot/board/ti/am3517crane/
Dam3517crane.h225 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTU | EN | M4))/*GPIO_172 TP*/\
/external/u-boot/board/logicpd/omap3som/
Domap3logic.h246 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | DIS | M0)); /*McSPI1_SIMO */ in set_muxconf_regs()
/external/u-boot/board/pandora/
Dpandora.h280 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | DIS | M0)) /*McSPI1_SIMO*/\
/external/u-boot/board/nokia/rx51/
Drx51.h252 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTU | EN | M4)) /*GPIO_172*/\
/external/u-boot/board/8dtech/eco5pk/
Deco5pk.h253 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | DIS | M0)) \
/external/u-boot/board/logicpd/am3517evm/
Dam3517evm.h255 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | DIS | M0)) \
/external/u-boot/board/ti/evm/
Devm.h273 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | DIS | M0)) /*McSPI1_SIMO */\
/external/u-boot/board/technexion/twister/
Dtwister.h262 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | DIS | M0)) \
/external/u-boot/board/technexion/tao3530/
Dtao3530.h250 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | EN | M0)) \
/external/u-boot/board/lg/sniper/
Dsniper.h241 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | EN | M7)) /* safe_mode */ \
/external/u-boot/board/teejet/mt_ventoux/
Dmt_ventoux.h258 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | DIS | M0)) \
/external/u-boot/board/htkw/mcx/
Dmcx.h258 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | DIS | M0)) \
/external/u-boot/board/corscience/tricorder/
Dtricorder.h246 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | DIS | M4)) /*GPIO_172*/\
/external/u-boot/board/timll/devkit8000/
Ddevkit8000.h249 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | DIS | M4)) /*GPIO_172*/\
/external/u-boot/board/ti/beagle/
Dbeagle.h256 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTU | EN | M4)) /*GPIO_172*/\