Home
last modified time | relevance | path

Searched refs:MESA_FORMAT_Z_UNORM16 (Results 1 – 25 of 35) sorted by relevance

12

/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_surface_formats.c317 screen->mesa_format_supports_render[MESA_FORMAT_Z_UNORM16] = true; in intel_screen_init_surface_formats()
343 screen->mesa_format_supports_texture[MESA_FORMAT_Z_UNORM16] = true; in intel_screen_init_surface_formats()
458 case MESA_FORMAT_Z_UNORM16: in translate_tex_format()
522 case MESA_FORMAT_Z_UNORM16: in brw_depth_format()
Dbrw_clear.c143 case MESA_FORMAT_Z_UNORM16: in brw_fast_clear_depth()
Dbrw_misc_state.c352 case MESA_FORMAT_Z_UNORM16: in brw_convert_depth_value()
/external/mesa3d/src/mesa/drivers/dri/nouveau/
Dnouveau_fbo.c63 rb->Format = MESA_FORMAT_Z_UNORM16; in set_renderbuffer_format()
281 case MESA_FORMAT_Z_UNORM16: in validate_format_bpp()
Dnv04_surface.c57 case MESA_FORMAT_Z_UNORM16: in swzsurf_format()
96 case MESA_FORMAT_Z_UNORM16: in surf2d_format()
135 case MESA_FORMAT_Z_UNORM16: in rect_format()
174 case MESA_FORMAT_Z_UNORM16: in sifm_format()
Dnv20_state_fb.c45 case MESA_FORMAT_Z_UNORM16: in get_rt_format()
Dnouveau_util.h64 case MESA_FORMAT_Z_UNORM16: in pack_zs_i()
Dnv10_state_fb.c45 case MESA_FORMAT_Z_UNORM16: in get_rt_format()
/external/mesa3d/src/mesa/swrast/
Ds_depth.c303 if (rb->Format == MESA_FORMAT_Z_UNORM16 && !(span->arrayMask & SPAN_XY)) { in _swrast_depth_test_span()
448 if (rb->Format == MESA_FORMAT_Z_UNORM16) { in _swrast_depth_bounds_test()
580 case MESA_FORMAT_Z_UNORM16: in _swrast_clear_depth_buffer()
Ds_triangle.c891 assert(rb->Format == MESA_FORMAT_Z_UNORM16); \
1029 depthRb->Format == MESA_FORMAT_Z_UNORM16) { in _swrast_choose_triangle()
Ds_renderbuffer.c102 rb->Format = MESA_FORMAT_Z_UNORM16; in soft_renderbuffer_storage()
/external/mesa3d/src/mesa/drivers/dri/radeon/
Dradeon_fbo.c312 if (rb->Format == MESA_FORMAT_Z_UNORM16) { in radeon_map_renderbuffer()
420 if (rb->Format == MESA_FORMAT_Z_UNORM16) { in radeon_unmap_renderbuffer()
510 rb->Format = MESA_FORMAT_Z_UNORM16; in radeon_alloc_renderbuffer_storage()
Dradeon_texture.c527 case MESA_FORMAT_Z_UNORM16: in radeonIsFormatRenderable()
Dradeon_screen.c704 radeon_create_renderbuffer(MESA_FORMAT_Z_UNORM16, driDrawPriv); in radeonCreateBuffer()
/external/mesa3d/src/mesa/drivers/dri/r200/
Dradeon_fbo.c312 if (rb->Format == MESA_FORMAT_Z_UNORM16) { in radeon_map_renderbuffer()
420 if (rb->Format == MESA_FORMAT_Z_UNORM16) { in radeon_unmap_renderbuffer()
510 rb->Format = MESA_FORMAT_Z_UNORM16; in radeon_alloc_renderbuffer_storage()
Dradeon_texture.c527 case MESA_FORMAT_Z_UNORM16: in radeonIsFormatRenderable()
Dradeon_screen.c704 radeon_create_renderbuffer(MESA_FORMAT_Z_UNORM16, driDrawPriv); in radeonCreateBuffer()
/external/mesa3d/src/mesa/drivers/dri/i915/
Di915_texstate.c73 case MESA_FORMAT_Z_UNORM16: in translate_texture_format()
Dintel_fbo.c172 return MESA_FORMAT_Z_UNORM16; in intel_renderbuffer_format()
Di915_vtbl.c561 format == MESA_FORMAT_Z_UNORM16) { in i915_render_target_supported()
/external/mesa3d/src/mesa/main/
Dformats.h400 MESA_FORMAT_Z_UNORM16, /* ushort[i] = Z */ enumerator
Dtexformat.c229 RETURN_IF_SUPPORTED(MESA_FORMAT_Z_UNORM16); in _mesa_choose_tex_format()
Dtexstore.c253 assert(dstFormat == MESA_FORMAT_Z_UNORM16); in _mesa_texstore_z16()
594 table[MESA_FORMAT_Z_UNORM16] = _mesa_texstore_z16; in texstore_depth_stencil()
Dformats.c980 case MESA_FORMAT_Z_UNORM16: in _mesa_uncompressed_format_to_type_and_comps()
1656 case MESA_FORMAT_Z_UNORM16: in _mesa_format_matches_format_and_type()
/external/mesa3d/src/mesa/state_tracker/
Dst_format.c119 case MESA_FORMAT_Z_UNORM16: in st_mesa_format_to_pipe_format()
609 return MESA_FORMAT_Z_UNORM16; in st_pipe_format_to_mesa_format()

12