Home
last modified time | relevance | path

Searched refs:MX6_MMDC_P0_MPWRDLCTL (Results 1 – 24 of 24) sorted by relevance

/external/u-boot/board/boundary/nitrogen6x/
D800mhz_2x128mx16.cfg32 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3F3F3035
D800mhz_2x256mx16.cfg32 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3F3F3035
D800mhz_4x128mx16.cfg32 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x40402E32
D1066mhz_4x128mx16.cfg32 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x40434541
D1066mhz_4x256mx16.cfg32 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x37414441
D800mhz_4x256mx16.cfg32 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3F3F3035
/external/u-boot/board/toradex/apalis_imx6/
D1066mhz_4x128mx16.cfg36 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3A35433C
D1066mhz_4x256mx16.cfg36 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x403E463E
Dapalis_imx6.c1004 MX6_MMDC_P0_MPWRDLCTL, 0x3A35433C,
1123 MX6_MMDC_P0_MPWRDLCTL, 0x403E463E,
/external/u-boot/board/toradex/colibri_imx6/
D800mhz_4x64mx16.cfg47 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x39383339
D800mhz_2x64mx16.cfg47 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x39383339
Dcolibri_imx6.c869 MX6_MMDC_P0_MPWRDLCTL, 0x39383339,
1002 MX6_MMDC_P0_MPWRDLCTL, 0x39383339,
/external/u-boot/board/advantech/dms-ba16/
Dmicron-1g.cfg18 DATA 4 MX6_MMDC_P0_MPWRDLCTL, 0x3A38403A
Dsamsung-2g.cfg18 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3A3A423E
/external/u-boot/board/aristainetos/
Dnt5cc256m16cp.cfg20 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3F3F3F40
Dmt41j128M.cfg22 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3F3F3133
/external/u-boot/board/logicpd/imx6/
Dmx6q_2x_MT41K512M16HA.cfg70 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x2E384038
/external/u-boot/board/tqc/tqma6/
Dtqma6s.cfg87 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x36362A32
Dtqma6q.cfg87 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3E3C4440
Dtqma6dl.cfg87 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x36382C36
/external/u-boot/board/ge/bx50v3/
Dbx50v3.cfg79 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3A3A423E
/external/u-boot/board/seco/mx6quq7/
Dmx6quq7-2g.cfg106 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x32414741
/external/u-boot/board/barco/titanium/
Dimximage.cfg142 DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x35373933
/external/u-boot/arch/arm/include/asm/arch-mx6/
Dmx6-ddr.h498 #define MX6_MMDC_P0_MPWRDLCTL 0x021b0850 macro