Searched refs:MulLHS (Results 1 – 6 of 6) sorted by relevance
| /external/swiftshader/third_party/LLVM/lib/Target/Sparc/ |
| D | SparcISelDAGToDAG.cpp | 172 SDValue MulLHS = N->getOperand(0); in Select() local
176 MulLHS, MulRHS); in Select()
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcISelDAGToDAG.cpp | 369 SDValue MulLHS = N->getOperand(0); in Select() local
373 CurDAG->getMachineNode(Opcode, dl, MVT::i32, MVT::i32, MulLHS, MulRHS); in Select()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64FastISel.cpp | 1221 const Value *MulLHS = cast<MulOperator>(RHS)->getOperand(0); in emitAddSub() local
1224 if (const auto *C = dyn_cast<ConstantInt>(MulLHS)) in emitAddSub()
1226 std::swap(MulLHS, MulRHS); in emitAddSub()
1230 unsigned RHSReg = getRegForValue(MulLHS); in emitAddSub()
1233 bool RHSIsKill = hasTrivialKill(MulLHS); in emitAddSub()
1607 const Value *MulLHS = cast<MulOperator>(RHS)->getOperand(0); in emitLogicalOp() local
1610 if (const auto *C = dyn_cast<ConstantInt>(MulLHS)) in emitLogicalOp()
1612 std::swap(MulLHS, MulRHS); in emitLogicalOp()
1617 unsigned RHSReg = getRegForValue(MulLHS); in emitLogicalOp()
1620 bool RHSIsKill = hasTrivialKill(MulLHS); in emitLogicalOp()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64FastISel.cpp | 1175 const Value *MulLHS = cast<MulOperator>(RHS)->getOperand(0); in emitAddSub() local
1178 if (const auto *C = dyn_cast<ConstantInt>(MulLHS)) in emitAddSub()
1180 std::swap(MulLHS, MulRHS); in emitAddSub()
1184 unsigned RHSReg = getRegForValue(MulLHS); in emitAddSub()
1187 bool RHSIsKill = hasTrivialKill(MulLHS); in emitAddSub()
1553 const Value *MulLHS = cast<MulOperator>(RHS)->getOperand(0); in emitLogicalOp() local
1556 if (const auto *C = dyn_cast<ConstantInt>(MulLHS)) in emitLogicalOp()
1558 std::swap(MulLHS, MulRHS); in emitLogicalOp()
1563 unsigned RHSReg = getRegForValue(MulLHS); in emitLogicalOp()
1566 bool RHSIsKill = hasTrivialKill(MulLHS); in emitLogicalOp()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
| D | SIISelLowering.cpp | 7365 SDValue MulLHS = LHS.getOperand(0); in performAddCombine() local
7370 if (numBitsUnsigned(MulLHS, DAG) <= 32 && in performAddCombine()
7372 MulLHS = DAG.getZExtOrTrunc(MulLHS, SL, MVT::i32); in performAddCombine()
7375 return getMad64_32(DAG, SL, VT, MulLHS, MulRHS, AddRHS, false); in performAddCombine()
7378 if (numBitsSigned(MulLHS, DAG) < 32 && numBitsSigned(MulRHS, DAG) < 32) { in performAddCombine()
7379 MulLHS = DAG.getSExtOrTrunc(MulLHS, SL, MVT::i32); in performAddCombine()
7382 return getMad64_32(DAG, SL, VT, MulLHS, MulRHS, AddRHS, true); in performAddCombine()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Analysis/ |
| D | ScalarEvolution.cpp | 1881 if (auto *MulLHS = dyn_cast<SCEVConstant>(SM->getOperand(0))) in getZeroExtendExpr() local
1882 if (MulLHS->getAPInt().isPowerOf2()) in getZeroExtendExpr()
1885 MulLHS->getAPInt().logBase2(); in getZeroExtendExpr()
1888 getZeroExtendExpr(MulLHS, Ty), in getZeroExtendExpr()
|