Home
last modified time | relevance | path

Searched refs:NoReg (Results 1 – 21 of 21) sorted by relevance

/external/vixl/src/aarch64/
Doperands-aarch64.cc294 reg_(NoReg), in Operand()
326 bool Operand::IsImmediate() const { return reg_.Is(NoReg); } in IsImmediate()
374 : base_(NoReg), in MemOperand()
375 regoffset_(NoReg), in MemOperand()
384 regoffset_(NoReg), in MemOperand()
433 regoffset_(NoReg), in MemOperand()
475 return (addrmode_ == Offset) && regoffset_.Is(NoReg); in IsImmediateOffset()
480 return (addrmode_ == Offset) && !regoffset_.Is(NoReg); in IsRegisterOffset()
507 : cpu_register_(NoReg), mem_op_(mem_op), mem_op_size_(mem_op_size) { in GenericOperand()
Doperands-aarch64.h448 const Register NoReg; variable
486 const CPURegister& reg3 = NoReg,
487 const CPURegister& reg4 = NoReg,
488 const CPURegister& reg5 = NoReg,
489 const CPURegister& reg6 = NoReg,
490 const CPURegister& reg7 = NoReg,
491 const CPURegister& reg8 = NoReg);
512 const CPURegister& reg3 = NoReg,
513 const CPURegister& reg4 = NoReg,
514 const CPURegister& reg5 = NoReg,
[all …]
Dmacro-assembler-aarch64.h817 const CPURegister& src1 = NoReg,
818 const CPURegister& src2 = NoReg,
819 const CPURegister& src3 = NoReg);
821 const CPURegister& dst1 = NoReg,
822 const CPURegister& dst2 = NoReg,
823 const CPURegister& dst3 = NoReg);
1013 void B(Label* label, BranchType type, Register reg = NoReg, int bit = -1);
3782 const Register& reg2 = NoReg,
3783 const Register& reg3 = NoReg,
3784 const Register& reg4 = NoReg);
[all …]
Dmacro-assembler-aarch64.cc546 VIXL_ASSERT((reg.Is(NoReg) || (type >= kBranchTypeFirstUsingReg)) && in B()
2111 PushHelper(2, size, src, src, NoReg, NoReg); in PushMultipleTimes()
2115 PushHelper(1, size, src, NoReg, NoReg, NoReg); in PushMultipleTimes()
Dassembler-aarch64.cc1871 VIXL_ASSERT(!addr.GetRegisterOffset().Is(NoReg) || in LoadStoreStructVerify()
/external/vixl/test/aarch64/
Dtest-api-aarch64.cc114 VIXL_CHECK(NoReg.Is(NoFPReg)); in TEST()
115 VIXL_CHECK(NoFPReg.Is(NoReg)); in TEST()
117 VIXL_CHECK(NoVReg.Is(NoReg)); in TEST()
118 VIXL_CHECK(NoReg.Is(NoVReg)); in TEST()
120 VIXL_CHECK(NoReg.Is(NoCPUReg)); in TEST()
121 VIXL_CHECK(NoCPUReg.Is(NoReg)); in TEST()
129 VIXL_CHECK(NoReg.IsNone()); in TEST()
137 VIXL_CHECK(!NoReg.IsValid()); in TEST()
Dtest-abi.cc71 GenericOperand found(NoReg); in TEST()
72 GenericOperand expected(NoReg); in TEST()
Dtest-utils-aarch64.cc380 Register first = NoReg; in Clobber()
/external/vixl/src/aarch32/
Doperands-aarch32.h58 rm_(NoReg), in Operand()
61 rs_(NoReg) {} in Operand()
64 rm_(NoReg), in Operand()
67 rs_(NoReg) {} in Operand()
78 rs_(NoReg) { in Operand()
86 : imm_(0), rm_(rm), shift_(shift), amount_(0), rs_(NoReg) { in Operand()
96 : imm_(0), rm_(rm), shift_(shift), amount_(amount), rs_(NoReg) { in Operand()
667 rm_(NoReg), in rn_()
684 rm_(NoReg), in rn_()
694 rm_(NoReg), in rn_()
Dinstructions-aarch32.h418 const Register NoReg; variable
Dmacro-assembler-aarch32.h850 CPURegister reg1 = NoReg,
851 CPURegister reg2 = NoReg,
852 CPURegister reg3 = NoReg,
853 CPURegister reg4 = NoReg);
11125 const Register& reg2 = NoReg,
11126 const Register& reg3 = NoReg,
11127 const Register& reg4 = NoReg) {
11143 const Register& reg2 = NoReg,
11144 const Register& reg3 = NoReg,
11145 const Register& reg4 = NoReg) {
/external/v8/src/arm64/
Dassembler-arm64-inl.h259 Operand::Operand(Handle<T> value) : immediate_(value), reg_(NoReg) {}
263 Operand::Operand(T t) : immediate_(t), reg_(NoReg) {}
269 reg_(NoReg) {}
298 DCHECK_IMPLIES(heap_object_request_.has_value(), reg_.Is(NoReg));
311 return reg_.Is(NoReg) && !IsHeapObjectRequest();
409 : base_(NoReg), regoffset_(NoReg), offset_(0), addrmode_(Offset),
415 : base_(base), regoffset_(NoReg), offset_(offset), addrmode_(addrmode),
448 : base_(base), regoffset_(NoReg), addrmode_(addrmode) {
485 return (addrmode_ == Offset) && regoffset_.Is(NoReg);
490 return (addrmode_ == Offset) && !regoffset_.Is(NoReg);
Dmacro-assembler-arm64.cc923 DCHECK((reg.Is(NoReg) || type >= kBranchTypeFirstUsingReg) && in B()
1126 CPURegister batch[4] = {NoReg, NoReg, NoReg, NoReg}; in PushQueued()
1150 CPURegister batch[4] = {NoReg, NoReg, NoReg, NoReg}; in PopQueued()
1209 PushHelper(1, src.SizeInBytes(), src, NoReg, NoReg, NoReg); in PushMultipleTimes()
1228 PushHelper(2, src.SizeInBytes(), src, src, NoReg, NoReg); in PushMultipleTimes()
1233 PushHelper(1, src.SizeInBytes(), src, NoReg, NoReg, NoReg); in PushMultipleTimes()
2996 CPURegister pcs[kPrintfMaxArgCount] = {NoReg, NoReg, NoReg, NoReg}; in PrintfNoPreserve()
3267 : reg_(NoReg), smi_check_delta_(0), smi_check_(nullptr) { in InlineSmiCheckInfo()
Dmacro-assembler-arm64.h527 void B(Label* label, BranchType type, Register reg = NoReg, int bit = -1);
743 void Push(const CPURegister& src0, const CPURegister& src1 = NoReg,
744 const CPURegister& src2 = NoReg, const CPURegister& src3 = NoReg);
747 const CPURegister& src4, const CPURegister& src5 = NoReg,
748 const CPURegister& src6 = NoReg, const CPURegister& src7 = NoReg);
749 void Pop(const CPURegister& dst0, const CPURegister& dst1 = NoReg,
750 const CPURegister& dst2 = NoReg, const CPURegister& dst3 = NoReg);
753 const CPURegister& dst4, const CPURegister& dst5 = NoReg,
754 const CPURegister& dst6 = NoReg, const CPURegister& dst7 = NoReg);
995 void AssertFPCRState(Register fpcr = NoReg);
[all …]
Dassembler-arm64.h406 constexpr Register NoReg = Register::no_reg();
409 constexpr Register no_reg = NoReg;
474 const CPURegister& reg3 = NoReg,
475 const CPURegister& reg4 = NoReg,
476 const CPURegister& reg5 = NoReg,
477 const CPURegister& reg6 = NoReg,
478 const CPURegister& reg7 = NoReg,
479 const CPURegister& reg8 = NoReg);
Dassembler-arm64.cc2706 DCHECK(!addr.regoffset().Is(NoReg) || addr.offset() == offset); in LoadStoreStructVerify()
/external/llvm/test/TableGen/
Dnested-comment.td7 /*NoReg*/, baz
/external/swiftshader/third_party/llvm-7.0/llvm/test/TableGen/
Dnested-comment.td7 /*NoReg*/, baz
/external/swiftshader/third_party/LLVM/test/TableGen/
Dnested-comment.td8 /*NoReg*/, baz
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/WebAssembly/
Dfast-isel-noreg.ll4 ; Test that FastISel does not generate instructions with NoReg
/external/v8/src/regexp/arm64/
Dregexp-macro-assembler-arm64.cc1488 Register result = NoReg; in GetRegister()