Searched refs:Permutation (Results 1 – 19 of 19) sorted by relevance
| /external/swiftshader/third_party/subzero/src/ |
| D | IceTargetLoweringX8632Traits.h | 575 Cfg *Func, llvm::SmallVectorImpl<RegNumT> &Permutation,
579 assert(Permutation.size() >= RegisterSet::Reg_NUM);
597 Permutation[RegisterSet::val] = RegisterSet::val; \
631 Permutation[List[SI]] = Shuffled[SI];
|
| D | IceTargetLoweringX8664Traits.h | 619 Cfg *Func, llvm::SmallVectorImpl<RegNumT> &Permutation,
623 assert(Permutation.size() >= RegisterSet::Reg_NUM);
641 Permutation[RegisterSet::val] = RegisterSet::val; \
675 Permutation[List[SI]] = Shuffled[SI];
|
| D | IceRegAlloc.cpp | 786 llvm::SmallVector<RegNumT, REGS_SIZE> Permutation(NumRegisters); in assignFinalRegisters() local
796 Permutation, PreDefinedRegisters | ~RegMaskFull, Salt); in assignFinalRegisters()
806 AssignedRegNum = Permutation[RegNum]; in assignFinalRegisters()
|
| D | IceTargetLowering.h | 311 makeRandomRegisterPermutation(llvm::SmallVectorImpl<RegNumT> &Permutation,
|
| D | IceTargetLoweringMIPS32.h | 799 makeRandomRegisterPermutation(llvm::SmallVectorImpl<RegNumT> &Permutation,
|
| D | IceTargetLoweringARM32.h | 315 makeRandomRegisterPermutation(llvm::SmallVectorImpl<RegNumT> &Permutation,
|
| D | IceTargetLoweringX86Base.h | 462 makeRandomRegisterPermutation(llvm::SmallVectorImpl<RegNumT> &Permutation,
|
| D | IceTargetLoweringMIPS32.cpp | 5708 llvm::SmallVectorImpl<RegNumT> &Permutation, in makeRandomRegisterPermutation() argument
5710 (void)Permutation; in makeRandomRegisterPermutation()
|
| D | IceTargetLoweringARM32.cpp | 6647 llvm::SmallVectorImpl<RegNumT> &Permutation, in makeRandomRegisterPermutation() argument
6649 (void)Permutation; in makeRandomRegisterPermutation()
|
| D | IceTargetLoweringX86BaseImpl.h | 8156 llvm::SmallVectorImpl<RegNumT> &Permutation,
8158 Traits::makeRandomRegisterPermutation(Func, Permutation, ExcludeRegisters,
|
| /external/tensorflow/tensorflow/core/api_def/base_api/ |
| D | api_def_Lu.pbtxt | 21 Permutation of the rows encoded as a list of indices in `0..M-1`. Shape is
|
| /external/tensorflow/tensorflow/compiler/tf2tensorrt/convert/ |
| D | convert_nodes.h | 169 string DebugString(const nvinfer1::Permutation& permutation, int len);
|
| D | convert_nodes.cc | 346 string DebugString(const nvinfer1::Permutation& permutation, int len) { in DebugString()
1172 nvinfer1::Permutation permutation; in TransposeTensor()
2942 nvinfer1::Permutation permutation; in ConvertBiasAdd()
|
| D | convert_nodes_test.cc | 650 nvinfer1::Permutation perm; in TEST_F()
|
| /external/eigen/doc/ |
| D | SparseQuickReference.dox | 151 <td> Permutation </td>
|
| /external/tensorflow/tensorflow/core/grappler/graph_analyzer/ |
| D | sig_node_test.cc | 1129 TEST_F(SignatureTest, Permutation) { in TEST_F() argument
|
| /external/clang/include/clang/Basic/ |
| D | arm_neon.td | 1295 // Permutation
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCInstrVSX.td | 765 // Permutation Instructions
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/ |
| D | PPCInstrVSX.td | 855 // Permutation Instructions
|