Searched refs:RCP_S_E (Results 1 – 5 of 5) sorted by relevance
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/ |
D | udivrem.ll | 38 ; SI-DAG: v_subrev_{{[iu]}}32_e32 [[RCP_S_E:v[0-9]+]], vcc, [[E]], [[RCP]] 39 ; SI: v_cndmask_b32_e64 [[CND2:v[0-9]+]], [[RCP_S_E]], [[RCP_A_E]], [[CC1]]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | AMDGPUCodeGenPrepare.cpp | 692 Value *RCP_S_E = Builder.CreateSub(RCP, E); in expandDivRem32() local 695 Value *Tmp0 = Builder.CreateSelect(RCP_HI_0_CC, RCP_A_E, RCP_S_E); in expandDivRem32()
|
D | AMDGPUISelLowering.cpp | 1807 SDValue RCP_S_E = DAG.getNode(ISD::SUB, DL, VT, RCP, E); in LowerUDIVREM() local 1811 RCP_A_E, RCP_S_E, in LowerUDIVREM()
|
/external/llvm/test/CodeGen/AMDGPU/ |
D | udivrem.ll | 37 ; SI-DAG: v_subrev_i32_e32 [[RCP_S_E:v[0-9]+]], vcc, [[E]], [[RCP]]
|
/external/llvm/lib/Target/AMDGPU/ |
D | AMDGPUISelLowering.cpp | 1457 SDValue RCP_S_E = DAG.getNode(ISD::SUB, DL, VT, RCP, E); in LowerUDIVREM() local 1461 RCP_A_E, RCP_S_E, in LowerUDIVREM()
|