Home
last modified time | relevance | path

Searched refs:RegOpers (Results 1 – 10 of 10) sorted by relevance

/external/llvm/lib/CodeGen/
DRegisterPressure.cpp428 RegisterOperands &RegOpers; member in __anon281631940611::RegisterOperandsCollector
433 RegisterOperandsCollector(RegisterOperands &RegOpers, in RegisterOperandsCollector() argument
436 : RegOpers(RegOpers), TRI(TRI), MRI(MRI), IgnoreDead(IgnoreDead) {} in RegisterOperandsCollector()
443 for (const RegisterMaskPair &P : RegOpers.Defs) in collectInstr()
444 removeRegLanes(RegOpers.DeadDefs, P); in collectInstr()
452 for (const RegisterMaskPair &P : RegOpers.Defs) in collectInstrLanes()
453 removeRegLanes(RegOpers.DeadDefs, P); in collectInstrLanes()
463 pushReg(Reg, RegOpers.Uses); in collectOperand()
468 pushReg(Reg, RegOpers.Uses); in collectOperand()
472 pushReg(Reg, RegOpers.DeadDefs); in collectOperand()
[all …]
DMachineScheduler.cpp1288 RegisterOperands RegOpers; in scheduleMI() local
1289 RegOpers.collect(*MI, *TRI, MRI, ShouldTrackLaneMasks, false); in scheduleMI()
1293 RegOpers.adjustLaneLiveness(*LIS, MRI, SlotIdx, MI); in scheduleMI()
1296 RegOpers.detectDeadDefs(*MI, *LIS); in scheduleMI()
1299 TopRPTracker.advance(RegOpers); in scheduleMI()
1323 RegisterOperands RegOpers; in scheduleMI() local
1324 RegOpers.collect(*MI, *TRI, MRI, ShouldTrackLaneMasks, false); in scheduleMI()
1328 RegOpers.adjustLaneLiveness(*LIS, MRI, SlotIdx, MI); in scheduleMI()
1331 RegOpers.detectDeadDefs(*MI, *LIS); in scheduleMI()
1336 BotRPTracker.recede(RegOpers, &LiveUses); in scheduleMI()
DScheduleDAGInstrs.cpp931 RegisterOperands RegOpers; in buildSchedGraph() local
932 RegOpers.collect(MI, *TRI, MRI, TrackLaneMasks, false); in buildSchedGraph()
935 RegOpers.adjustLaneLiveness(*LIS, MRI, SlotIdx); in buildSchedGraph()
938 PDiffs->addInstruction(SU->NodeNum, RegOpers, MRI); in buildSchedGraph()
942 RPTracker->recede(RegOpers); in buildSchedGraph()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DRegisterPressure.cpp455 RegisterOperands &RegOpers; member in __anon6a822fcc0611::RegisterOperandsCollector
460 RegisterOperandsCollector(RegisterOperands &RegOpers, in RegisterOperandsCollector() argument
463 : RegOpers(RegOpers), TRI(TRI), MRI(MRI), IgnoreDead(IgnoreDead) {} in RegisterOperandsCollector()
470 for (const RegisterMaskPair &P : RegOpers.Defs) in collectInstr()
471 removeRegLanes(RegOpers.DeadDefs, P); in collectInstr()
479 for (const RegisterMaskPair &P : RegOpers.Defs) in collectInstrLanes()
480 removeRegLanes(RegOpers.DeadDefs, P); in collectInstrLanes()
490 pushReg(Reg, RegOpers.Uses); in collectOperand()
495 pushReg(Reg, RegOpers.Uses); in collectOperand()
499 pushReg(Reg, RegOpers.DeadDefs); in collectOperand()
[all …]
DScheduleDAGInstrs.cpp775 RegisterOperands RegOpers; in buildSchedGraph() local
776 RegOpers.collect(MI, *TRI, MRI, TrackLaneMasks, false); in buildSchedGraph()
779 RegOpers.adjustLaneLiveness(*LIS, MRI, SlotIdx); in buildSchedGraph()
782 PDiffs->addInstruction(SU->NodeNum, RegOpers, MRI); in buildSchedGraph()
787 RPTracker->recede(RegOpers); in buildSchedGraph()
DMachineScheduler.cpp1405 RegisterOperands RegOpers; in scheduleMI() local
1406 RegOpers.collect(*MI, *TRI, MRI, ShouldTrackLaneMasks, false); in scheduleMI()
1410 RegOpers.adjustLaneLiveness(*LIS, MRI, SlotIdx, MI); in scheduleMI()
1413 RegOpers.detectDeadDefs(*MI, *LIS); in scheduleMI()
1416 TopRPTracker.advance(RegOpers); in scheduleMI()
1439 RegisterOperands RegOpers; in scheduleMI() local
1440 RegOpers.collect(*MI, *TRI, MRI, ShouldTrackLaneMasks, false); in scheduleMI()
1444 RegOpers.adjustLaneLiveness(*LIS, MRI, SlotIdx, MI); in scheduleMI()
1447 RegOpers.detectDeadDefs(*MI, *LIS); in scheduleMI()
1453 BotRPTracker.recede(RegOpers, &LiveUses); in scheduleMI()
/external/llvm/include/llvm/CodeGen/
DRegisterPressure.h205 void addInstruction(unsigned Idx, const RegisterOperands &RegOpers,
416 void recede(const RegisterOperands &RegOpers,
428 void advance(const RegisterOperands &RegOpers);
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DRegisterPressure.h224 void addInstruction(unsigned Idx, const RegisterOperands &RegOpers,
431 void recede(const RegisterOperands &RegOpers,
443 void advance(const RegisterOperands &RegOpers);
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DGCNSchedStrategy.cpp394 RegisterOperands RegOpers; in schedule() local
395 RegOpers.collect(*MI, *TRI, MRI, ShouldTrackLaneMasks, false); in schedule()
400 RegOpers.adjustLaneLiveness(*LIS, MRI, SlotIdx, MI); in schedule()
403 RegOpers.detectDeadDefs(*MI, *LIS); in schedule()
DGCNIterativeScheduler.cpp396 RegisterOperands RegOpers; in scheduleRegion() local
397 RegOpers.collect(*MI, *TRI, MRI, /*ShouldTrackLaneMasks*/true, in scheduleRegion()
401 RegOpers.adjustLaneLiveness(*LIS, MRI, SlotIdx, MI); in scheduleRegion()