Home
last modified time | relevance | path

Searched refs:ReplaceLane (Results 1 – 12 of 12) sorted by relevance

/external/v8/src/wasm/
Dwasm-opcodes.cc228 CASE_F32x4_OP(ReplaceLane, "replace_lane") in OpcodeName()
230 CASE_SIMDI_OP(ReplaceLane, "replace_lane") in OpcodeName()
Dwasm-interpreter.cc1861 case kExpr##format##ReplaceLane: { \ in ExecuteSimdOp()
/external/v8/src/arm/
Dmacro-assembler-arm.h438 void ReplaceLane(QwNeonRegister dst, QwNeonRegister src, Register src_lane,
440 void ReplaceLane(QwNeonRegister dst, QwNeonRegister src,
Dmacro-assembler-arm.cc1011 void TurboAssembler::ReplaceLane(QwNeonRegister dst, QwNeonRegister src, in ReplaceLane() function in v8::internal::TurboAssembler
1024 void TurboAssembler::ReplaceLane(QwNeonRegister dst, QwNeonRegister src, in ReplaceLane() function in v8::internal::TurboAssembler
/external/v8/src/compiler/
Dmachine-operator.cc1349 const Operator* MachineOperatorBuilder::Type##ReplaceLane( \
1353 Operator1<int32_t>(IrOpcode::k##Type##ReplaceLane, Operator::kPure, \
/external/v8/src/compiler/ia32/
Dinstruction-selector-ia32.cc2138 void InstructionSelector::Visit##Type##ReplaceLane(Node* node) { \ in SIMD_INT_TYPES()
2145 Emit(kAVX##Type##ReplaceLane, g.DefineAsRegister(node), operand0, \ in SIMD_INT_TYPES()
2148 Emit(kSSE##Type##ReplaceLane, g.DefineSameAsFirst(node), operand0, \ in SIMD_INT_TYPES()
/external/v8/src/compiler/arm/
Dcode-generator-arm.cc1787 __ ReplaceLane(i.OutputSimd128Register(), i.InputSimd128Register(0), in AssembleArchInstruction() local
1889 __ ReplaceLane(i.OutputSimd128Register(), i.InputSimd128Register(0), in AssembleArchInstruction() local
2020 __ ReplaceLane(i.OutputSimd128Register(), i.InputSimd128Register(0), in AssembleArchInstruction() local
2169 __ ReplaceLane(i.OutputSimd128Register(), i.InputSimd128Register(0), in AssembleArchInstruction() local
Dinstruction-selector-arm.cc2581 void InstructionSelector::Visit##Type##ReplaceLane(Node* node) { \ in SIMD_TYPE_LIST()
2582 VisitRRIR(this, kArm##Type##ReplaceLane, node); \ in SIMD_TYPE_LIST()
/external/v8/src/compiler/mips/
Dinstruction-selector-mips.cc2052 void InstructionSelector::Visit##Type##ReplaceLane(Node* node) { \ in SIMD_TYPE_LIST()
2053 VisitRRIR(this, kMips##Type##ReplaceLane, node); \ in SIMD_TYPE_LIST()
/external/v8/src/compiler/x64/
Dinstruction-selector-x64.cc2567 void InstructionSelector::Visit##Type##ReplaceLane(Node* node) { \ in SIMD_TYPES()
2570 Emit(kX64##Type##ReplaceLane, g.DefineSameAsFirst(node), \ in SIMD_TYPES()
/external/v8/src/compiler/mips64/
Dinstruction-selector-mips64.cc2714 void InstructionSelector::Visit##Type##ReplaceLane(Node* node) { \ in SIMD_TYPE_LIST()
2715 VisitRRIR(this, kMips64##Type##ReplaceLane, node); \ in SIMD_TYPE_LIST()
/external/v8/src/compiler/arm64/
Dinstruction-selector-arm64.cc3084 void InstructionSelector::Visit##Type##ReplaceLane(Node* node) { \ in SIMD_TYPE_LIST()
3085 VisitRRIR(this, kArm64##Type##ReplaceLane, node); \ in SIMD_TYPE_LIST()