Home
last modified time | relevance | path

Searched refs:SDRAM_CFG2_D_INIT (Results 1 – 7 of 7) sorted by relevance

/external/u-boot/drivers/ddr/fsl/
Dmpc85xx_ddr_gen3.c153 regs->ddr_sdram_cfg_2 & ~SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
364 setbits_be32(&ddr->sdram_cfg_2, SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
432 while ((in_be32(&ddr->sdram_cfg_2) & SDRAM_CFG2_D_INIT) && in fsl_ddr_set_memctl_regs()
503 regs->ddr_sdram_cfg_2 & SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
509 while ((in_be32(&ddr->sdram_cfg_2) & SDRAM_CFG2_D_INIT) && in fsl_ddr_set_memctl_regs()
Darm_ddr_gen3.c130 regs->ddr_sdram_cfg_2 & ~SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
231 while ((ddr_in32(&ddr->sdram_cfg_2) & SDRAM_CFG2_D_INIT) && in fsl_ddr_set_memctl_regs()
Dfsl_ddr_gen4.c218 regs->ddr_sdram_cfg_2 & ~SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
282 regs->ddr_sdram_cfg_2 & ~SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
466 while ((ddr_in32(&ddr->sdram_cfg_2) & SDRAM_CFG2_D_INIT) && in fsl_ddr_set_memctl_regs()
/external/u-boot/include/configs/
Dls1021aiot.h50 #define SDRAM_CFG2_D_INIT 0x00000010 macro
Dls1021atwr.h51 #define SDRAM_CFG2_D_INIT 0x00000010 macro
/external/u-boot/include/
Dfsl_ddr_sdram.h125 #define SDRAM_CFG2_D_INIT 0x00000010 macro
/external/u-boot/board/freescale/ls1021atwr/
Dls1021atwr.c159 DDR_SDRAM_CFG_2 & ~SDRAM_CFG2_D_INIT); in ddrmc_init()