Searched refs:SERDES_CR_CTL (Results 1 – 1 of 1) sorted by relevance
| /external/u-boot/board/highbank/ |
| D | ahci.c | 16 #define SERDES_CR_CTL 0x80a0 macro
60 while (__combo_phy_reg_read(phy, dev, SERDES_CR_CTL) & CR_BUSY) in combo_phy_read()
63 __combo_phy_reg_write(phy, dev, SERDES_CR_CTL, CR_START); in combo_phy_read()
64 while (__combo_phy_reg_read(phy, dev, SERDES_CR_CTL) & CR_BUSY) in combo_phy_read()
74 while (__combo_phy_reg_read(phy, dev, SERDES_CR_CTL) & CR_BUSY) in combo_phy_write()
78 __combo_phy_reg_write(phy, dev, SERDES_CR_CTL, CR_WR_RDN | CR_START); in combo_phy_write()
|