Home
last modified time | relevance | path

Searched refs:SRIO1 (Results 1 – 21 of 21) sorted by relevance

/external/u-boot/arch/powerpc/cpu/mpc85xx/
Dp3041_serdes.c16 [0x4] = {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1,
19 [0xb] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO2, SRIO2, SRIO1, SRIO1,
41 SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, SRIO1, SRIO1, SRIO1,
42 SRIO1, },
43 [0x17] = {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1,
46 [0x18] = {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1,
50 [0x1b] = {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1,
53 [0x1d] = {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1,
56 [0x20] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1,
60 [0x21] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1,
[all …]
Dp5020_serdes.c16 [0x4] = {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1,
19 [0xb] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO2, SRIO2, SRIO1, SRIO1,
41 SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, SRIO1, SRIO1, SRIO1,
42 SRIO1, },
43 [0x17] = {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1,
46 [0x18] = {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1,
50 [0x1b] = {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1,
53 [0x1d] = {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1,
56 [0x20] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1,
60 [0x21] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1,
[all …]
Dt4240_serdes.c214 {5, {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1} },
215 {6, {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1}},
216 {7, {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1} },
217 {8, {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1} },
231 SRIO1, SRIO1, SRIO1, SRIO1} },
233 SRIO1, SRIO1, SRIO1, SRIO1}},
235 SRIO1, SRIO1, SRIO1, SRIO1}},
237 SRIO1, SRIO1, SRIO1, SRIO1} },
239 SRIO1, SRIO1, SRIO1, SRIO1}},
241 SRIO1, SRIO1, SRIO1, SRIO1}},
[all …]
Dmpc8569_serdes.c18 [0x1] = {SRIO1, SRIO2, SGMII_TSEC1, SGMII_TSEC2},
19 [0x2] = {SRIO1, SRIO2, SGMII_TSEC1, SGMII_TSEC2},
20 [0x3] = {SRIO1, SRIO2, NONE, NONE},
23 [0x6] = {PCIE1, NONE, SRIO1, SRIO2},
24 [0x7] = {PCIE1, PCIE1, SRIO1, SRIO2},
25 [0x8] = {PCIE1, PCIE1, SRIO1, SRIO2},
26 [0x9] = {SRIO1, SRIO1, SRIO1, SRIO1},
27 [0xa] = {SRIO1, SRIO1, SRIO1, SRIO1},
28 [0xb] = {SRIO1, SRIO1, SRIO1, SRIO1},
29 [0xc] = {PCIE1, SRIO1, SGMII_TSEC1, SGMII_TSEC2},
Dmpc8572_serdes.c19 [0x6] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
21 [0xb] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1},
22 [0xc] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1},
23 [0xd] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
24 [0xe] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
Db4860_serdes.c95 AURORA, AURORA, SRIO1, SRIO1} },
98 AURORA, AURORA, SRIO1, SRIO1}},
101 AURORA, AURORA, SRIO1, SRIO1}},
104 AURORA, AURORA, SRIO1, SRIO1} },
107 AURORA, AURORA, SRIO1, SRIO1}},
111 SRIO1, SRIO1}},
114 SRIO1, SRIO1, SRIO1, SRIO1} },
117 SRIO1, SRIO1, SRIO1, SRIO1}},
120 SRIO1, SRIO1, SRIO1, SRIO1}},
123 SRIO1, SRIO1, SRIO1, SRIO1}},
[all …]
Dmpc8548_serdes.c17 [0x3] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1},
18 [0x4] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1},
19 [0x5] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
20 [0x6] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
Dmpc8568_serdes.c17 [0x3] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1},
18 [0x4] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1},
19 [0x5] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
20 [0x6] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
Dp4080_serdes.c36 [0x13] = {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1,
39 [0x16] = {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1,
43 [0x19] = {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1,
46 [0x1d] = {PCIE1, PCIE1, PCIE3, PCIE3, NONE, SRIO2, NONE, SRIO1,
49 [0x22] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1,
52 [0x25] = {PCIE1, PCIE1, PCIE3, PCIE3, SRIO1, SRIO1, SRIO1, SRIO1,
Dt2080_serdes.c169 {0x29, {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1} },
170 {0x2D, {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1} },
171 {0x2E, {SRIO2, SRIO2, SRIO2, SRIO2, SRIO1, SRIO1, SRIO1, SRIO1} },
Dp2041_serdes.c13 [0x2] = {NONE, NONE, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1,
29 SRIO2, SRIO1, SRIO1, NONE, NONE, PCIE3, SGMII_FM1_DTSEC5,
32 PCIE2, SRIO1, SRIO1, NONE, NONE, AURORA,
Dp2020_serdes.c21 [0x7] = {SRIO2, SRIO1, NONE, NONE},
25 [0xb] = {SRIO2, SRIO1, SGMII_TSEC2, SGMII_TSEC3},
26 [0xc] = {SRIO2, SRIO1, SGMII_TSEC2, SGMII_TSEC3},
27 [0xd] = {PCIE1, SRIO1, SGMII_TSEC2, SGMII_TSEC3},
Dfsl_corenet_serdes.c41 [SRIO1] = "SRIO1",
732 case SRIO1: in fsl_serdes_init()
754 case SRIO1: in fsl_serdes_init()
757 (lane_prtcl - SRIO1); in fsl_serdes_init()
Dfsl_corenet2_serdes.c38 [SRIO1] = "SRIO1",
/external/u-boot/arch/powerpc/cpu/mpc86xx/
Dmpc8641_serdes.c28 [0x5] = {SRIO1, SRIO1, SRIO1, SRIO1},
29 [0x6] = {SRIO1, SRIO1, SRIO1, SRIO1},
30 [0x7] = {SRIO1, SRIO1, SRIO1, SRIO1},
31 [0x9] = {SRIO1, SRIO1, SRIO1, SRIO1},
32 [0xa] = {SRIO1, SRIO1, SRIO1, SRIO1},
33 [0xb] = {SRIO1, SRIO1, SRIO1, SRIO1},
/external/u-boot/doc/
DREADME.srio-pcie-boot-corenet55 c) Set environment variable "bootmaster" to "SRIO1" or "PCIE1" and save
57 setenv bootmaster SRIO1
110 4. Set and save the environment variable "bootmaster" with "SRIO1", "SRIO2"
DREADME.fsl-ddr418 SRIO1: disabled
/external/u-boot/arch/powerpc/include/asm/
Dfsl_serdes.h23 SRIO1, enumerator
/external/u-boot/arch/powerpc/cpu/mpc8xxx/
Dsrio.c136 first = serdes_get_first_lane(SRIO1); in srio_erratum_a004034()
239 if (is_serdes_configured(SRIO1)) { in srio_init()
Dfdt.c128 if (is_serdes_configured(SRIO1)) in ft_srio_setup()
/external/u-boot/arch/arm/include/asm/arch-fsl-layerscape/
Dfsl_serdes.h74 SRIO1, enumerator