Home
last modified time | relevance | path

Searched refs:SUNXI_DRAM_COM_BASE (Results 1 – 9 of 9) sorted by relevance

/external/u-boot/arch/arm/mach-sunxi/
Ddram_sunxi_dw.c90 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mbus_configure_port()
112 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_set_master_priority_h3()
137 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_set_master_priority_a64()
164 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_set_master_priority_h5()
192 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_set_master_priority_r40()
337 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_set_cr()
422 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_channel_init()
687 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in sunxi_dram_init()
Ddram_sun8i_a33.c35 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_set_cr()
206 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_channel_init()
301 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_sys_init()
330 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in sunxi_dram_init()
Ddram_sun6i.c105 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_channel_init()
265 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_com_init()
296 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_port_cfg()
331 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in sunxi_dram_init()
Ddram_sun9i.c203 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_sys_init()
341 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_com_init()
826 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in DRAMC_get_dram_size()
857 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in sunxi_dram_init()
Ddram_sun8i_a83t.c34 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_set_cr()
262 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_channel_init()
428 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in sunxi_dram_init()
Ddram_sun8i_a23.c95 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in mctl_init()
269 (struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE; in sunxi_dram_init()
/external/u-boot/arch/arm/include/asm/arch-sunxi/
Ddram_sun8i_a83t.h169 #define MCTL_PROTECT (SUNXI_DRAM_COM_BASE + 0x800)
170 #define MCTL_MASTER_CFG0(x) (SUNXI_DRAM_COM_BASE + 0x10 + 0x8 * x)
171 #define MCTL_MASTER_CFG1(x) (SUNXI_DRAM_COM_BASE + 0x14 + 0x8 * x)
Dcpu_sun9i.h44 #define SUNXI_DRAM_COM_BASE (REGS_AHB0_BASE + 0x62000) macro
Dcpu_sun4i.h155 #define SUNXI_DRAM_COM_BASE 0x01c62000 macro