/external/llvm/lib/Target/ARM/ |
D | ARMBaseInstrInfo.cpp | 2789 unsigned ShImm = ARM_AM::getAM2Offset(ShOpVal); in getNumMicroOpsSwiftLdSt() local 2791 (ShImm == 0 || in getNumMicroOpsSwiftLdSt() 2792 ((ShImm == 1 || ShImm == 2 || ShImm == 3) && in getNumMicroOpsSwiftLdSt() 2805 unsigned ShImm = ARM_AM::getAM2Offset(ShOpVal); in getNumMicroOpsSwiftLdSt() local 2807 (ShImm == 0 || in getNumMicroOpsSwiftLdSt() 2808 ((ShImm == 1 || ShImm == 2 || ShImm == 3) && in getNumMicroOpsSwiftLdSt() 2833 unsigned ShImm = ARM_AM::getAM2Offset(ShOpVal); in getNumMicroOpsSwiftLdSt() local 2835 (ShImm == 0 || in getNumMicroOpsSwiftLdSt() 2836 ((ShImm == 1 || ShImm == 2 || ShImm == 3) && in getNumMicroOpsSwiftLdSt() 2846 unsigned ShImm = ARM_AM::getAM2Offset(ShOpVal); in getNumMicroOpsSwiftLdSt() local [all …]
|
D | ARMISelDAGToDAG.cpp | 173 SDValue &OffReg, SDValue &ShImm); 1379 SDValue &OffReg, SDValue &ShImm) { in SelectT2AddrModeSoReg() argument 1430 ShImm = CurDAG->getTargetConstant(ShAmt, SDLoc(N), MVT::i32); in SelectT2AddrModeSoReg() 2770 unsigned ShImm = Log2_32(RHSV-1); in Select() local 2771 if (ShImm >= 32) in Select() 2774 ShImm = ARM_AM::getSORegOpc(ARM_AM::lsl, ShImm); in Select() 2775 SDValue ShImmOp = CurDAG->getTargetConstant(ShImm, dl, MVT::i32); in Select() 2789 unsigned ShImm = Log2_32(RHSV+1); in Select() local 2790 if (ShImm >= 32) in Select() 2793 ShImm = ARM_AM::getSORegOpc(ARM_AM::lsl, ShImm); in Select() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
D | ARMBaseInstrInfo.cpp | 3119 unsigned ShImm = ARM_AM::getAM2Offset(ShOpVal); in getNumMicroOpsSwiftLdSt() local 3121 (ShImm == 0 || in getNumMicroOpsSwiftLdSt() 3122 ((ShImm == 1 || ShImm == 2 || ShImm == 3) && in getNumMicroOpsSwiftLdSt() 3135 unsigned ShImm = ARM_AM::getAM2Offset(ShOpVal); in getNumMicroOpsSwiftLdSt() local 3137 (ShImm == 0 || in getNumMicroOpsSwiftLdSt() 3138 ((ShImm == 1 || ShImm == 2 || ShImm == 3) && in getNumMicroOpsSwiftLdSt() 3163 unsigned ShImm = ARM_AM::getAM2Offset(ShOpVal); in getNumMicroOpsSwiftLdSt() local 3165 (ShImm == 0 || in getNumMicroOpsSwiftLdSt() 3166 ((ShImm == 1 || ShImm == 2 || ShImm == 3) && in getNumMicroOpsSwiftLdSt() 3176 unsigned ShImm = ARM_AM::getAM2Offset(ShOpVal); in getNumMicroOpsSwiftLdSt() local [all …]
|
D | ARMISelDAGToDAG.cpp | 151 SDValue &OffReg, SDValue &ShImm); 1253 SDValue &OffReg, SDValue &ShImm) { in SelectT2AddrModeSoReg() argument 1306 ShImm = CurDAG->getTargetConstant(ShAmt, SDLoc(N), MVT::i32); in SelectT2AddrModeSoReg() 2684 unsigned ShImm = Log2_32(RHSV-1); in Select() local 2685 if (ShImm >= 32) in Select() 2688 ShImm = ARM_AM::getSORegOpc(ARM_AM::lsl, ShImm); in Select() 2689 SDValue ShImmOp = CurDAG->getTargetConstant(ShImm, dl, MVT::i32); in Select() 2703 unsigned ShImm = Log2_32(RHSV+1); in Select() local 2704 if (ShImm >= 32) in Select() 2707 ShImm = ARM_AM::getSORegOpc(ARM_AM::lsl, ShImm); in Select() [all …]
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/InstPrinter/ |
D | ARMInstPrinter.cpp | 299 if (unsigned ShImm = ARM_AM::getAM2Offset(MO3.getImm())) in printAM2PreOrOffsetIndexOp() local 302 << " #" << ShImm; in printAM2PreOrOffsetIndexOp() 325 if (unsigned ShImm = ARM_AM::getAM2Offset(MO3.getImm())) in printAM2PostIndexOp() local 328 << " #" << ShImm; in printAM2PostIndexOp() 383 if (unsigned ShImm = ARM_AM::getAM2Offset(MO2.getImm())) in printAddrMode2OffsetOperand() local 386 << " #" << ShImm; in printAddrMode2OffsetOperand()
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
D | ARMISelDAGToDAG.cpp | 181 SDValue &OffReg, SDValue &ShImm); 1274 SDValue &OffReg, SDValue &ShImm) { in SelectT2AddrModeSoReg() argument 1317 ShImm = CurDAG->getTargetConstant(ShAmt, MVT::i32); in SelectT2AddrModeSoReg() 2481 unsigned ShImm = Log2_32(RHSV-1); in Select() local 2482 if (ShImm >= 32) in Select() 2485 ShImm = ARM_AM::getSORegOpc(ARM_AM::lsl, ShImm); in Select() 2486 SDValue ShImmOp = CurDAG->getTargetConstant(ShImm, MVT::i32); in Select() 2497 unsigned ShImm = Log2_32(RHSV+1); in Select() local 2498 if (ShImm >= 32) in Select() 2501 ShImm = ARM_AM::getSORegOpc(ARM_AM::lsl, ShImm); in Select() [all …]
|
D | ARMBaseInstrInfo.cpp | 2379 unsigned ShImm = ARM_AM::getAM2Offset(ShOpVal); in getOperandLatency() local 2380 if (ShImm == 0 || in getOperandLatency() 2381 (ShImm == 2 && ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsl)) in getOperandLatency() 2539 unsigned ShImm = ARM_AM::getAM2Offset(ShOpVal); in getOperandLatency() local 2540 if (ShImm == 0 || in getOperandLatency() 2541 (ShImm == 2 && ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsl)) in getOperandLatency()
|
D | ARMCodeEmitter.cpp | 1168 if (unsigned ShImm = ARM_AM::getAM2Offset(AM2Opc)) { in emitLoadStoreInstruction() local 1170 Binary |= ShImm << ARMII::ShiftShift; // shift_immed in emitLoadStoreInstruction()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/InstPrinter/ |
D | ARMInstPrinter.cpp | 54 unsigned ShImm, bool UseMarkup) { in printRegImmShift() argument 55 if (ShOpc == ARM_AM::no_shift || (ShOpc == ARM_AM::lsl && !ShImm)) in printRegImmShift() 59 assert(!(ShOpc == ARM_AM::ror && !ShImm) && "Cannot have ror #0"); in printRegImmShift() 66 O << "#" << translateShiftImm(ShImm); in printRegImmShift()
|
/external/llvm/lib/Target/ARM/InstPrinter/ |
D | ARMInstPrinter.cpp | 45 unsigned ShImm, bool UseMarkup) { in printRegImmShift() argument 46 if (ShOpc == ARM_AM::no_shift || (ShOpc == ARM_AM::lsl && !ShImm)) in printRegImmShift() 50 assert(!(ShOpc == ARM_AM::ror && !ShImm) && "Cannot have ror #0"); in printRegImmShift() 57 O << "#" << translateShiftImm(ShImm); in printRegImmShift()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/MCTargetDesc/ |
D | ARMMCCodeEmitter.cpp | 1085 unsigned ShImm = ARM_AM::getAM2Offset(MO2.getImm()); in getLdStSORegOpValue() local 1092 assert((ShImm & ~0x1f) == 0 && "Out of range shift amount"); in getLdStSORegOpValue() 1104 Binary |= ShImm << 7; in getLdStSORegOpValue()
|
/external/llvm/lib/Target/ARM/MCTargetDesc/ |
D | ARMMCCodeEmitter.cpp | 1074 unsigned ShImm = ARM_AM::getAM2Offset(MO2.getImm()); in getLdStSORegOpValue() local 1081 assert((ShImm & ~0x1f) == 0 && "Out of range shift amount"); in getLdStSORegOpValue() 1093 Binary |= ShImm << 7; in getLdStSORegOpValue()
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/MCTargetDesc/ |
D | ARMMCCodeEmitter.cpp | 898 unsigned ShImm = ARM_AM::getAM2Offset(MO2.getImm()); in getLdStSORegOpValue() local 913 Binary |= ShImm << 7; in getLdStSORegOpValue()
|
/external/capstone/arch/ARM/ |
D | ARMInstPrinter.c | 179 static void printRegImmShift(MCInst *MI, SStream *O, ARM_AM_ShiftOpc ShOpc, unsigned ShImm) in printRegImmShift() argument 181 if (ShOpc == ARM_AM_no_shift || (ShOpc == ARM_AM_lsl && !ShImm)) in printRegImmShift() 196 SStream_concat(O, "#%u", translateShiftImm(ShImm)); in printRegImmShift() 199 …->detail->arm.operands[MI->flat_insn->detail->arm.op_count].shift.value = translateShiftImm(ShImm); in printRegImmShift() 201 …tail->arm.operands[MI->flat_insn->detail->arm.op_count - 1].shift.value = translateShiftImm(ShImm); in printRegImmShift()
|
/external/swiftshader/third_party/subzero/src/ |
D | IceAssemblerARM32.cpp | 413 if (const auto *ShImm = llvm::dyn_cast<OperandARM32ShAmtImm>(Opnd)) { in encodeOperand() local 414 const IValueT Immed5 = ShImm->getShAmtImm(); in encodeOperand()
|