/external/llvm/test/CodeGen/X86/ |
D | fold-vector-sext-crash2.ll | 8 %Shuff = shufflevector <2 x i256> zeroinitializer, <2 x i256> %Se, <2 x i32> <i32 1, i32 3> 9 ret <2 x i256> %Shuff 30 %Shuff = shufflevector <2 x i256> zeroinitializer, <2 x i256> %Se, <2 x i32> <i32 1, i32 3> 31 ret <2 x i256> %Shuff 52 %Shuff = shufflevector <2 x i256> zeroinitializer, <2 x i256> %Se, <2 x i32> <i32 1, i32 3> 53 ret <2 x i256> %Shuff 74 %Shuff = shufflevector <2 x i256> zeroinitializer, <2 x i256> %Se, <2 x i32> <i32 1, i32 3> 75 ret <2 x i256> %Shuff
|
D | selectiondag-crash.ll | 8 …%Shuff = shufflevector <8 x i32> <i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1>,… 9 …%Shuff14 = shufflevector <8 x i32> %Shuff, <8 x i32> %Shuff, <8 x i32> <i32 7, i32 9, i32 11, i32 … 10 …%Shuff35 = shufflevector <8 x i32> %Shuff14, <8 x i32> %Shuff, <8 x i32> <i32 undef, i32 1, i32 3,…
|
D | vbinop-simplify-bug.ll | 19 …%Shuff = shufflevector <8 x i32> zeroinitializer, <8 x i32> zeroinitializer, <8 x i32> <i32 1, i32… 20 %B23 = sub <8 x i32> %Shuff, <i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1>
|
/external/llvm/test/CodeGen/AArch64/ |
D | arm64-vshuffle.ll | 8 %Shuff = shufflevector <8 x i1> <i1 0, i1 1, i1 2, i1 3, i1 4, i1 5, i1 6, 14 ret <8 x i1> %Shuff 31 %Shuff = shufflevector <8 x i1> zeroinitializer, 35 ret <8 x i1> %Shuff 42 …%Shuff = shufflevector <16 x i1> <i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 0, i1 0, i1 0, i1 1, i1 1… 46 ret <16 x i1> %Shuff 70 %Shuff = shufflevector <16 x i1> zeroinitializer, 75 ret <16 x i1> %Shuff
|
D | arm64-2013-02-12-shufv8i8.ll | 3 ;CHECK-LABEL: Shuff: 6 define <8 x i8 > @Shuff(<8 x i8> %in, <8 x i8>* %out) nounwind ssp {
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/ |
D | arm64-vshuffle.ll | 8 %Shuff = shufflevector <8 x i1> <i1 0, i1 1, i1 2, i1 3, i1 4, i1 5, i1 6, 14 ret <8 x i1> %Shuff 31 %Shuff = shufflevector <8 x i1> zeroinitializer, 35 ret <8 x i1> %Shuff 42 …%Shuff = shufflevector <16 x i1> <i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 0, i1 0, i1 0, i1 1, i1 1… 46 ret <16 x i1> %Shuff 70 %Shuff = shufflevector <16 x i1> zeroinitializer, 75 ret <16 x i1> %Shuff
|
D | arm64-2013-02-12-shufv8i8.ll | 3 ;CHECK-LABEL: Shuff: 6 define <8 x i8 > @Shuff(<8 x i8> %in, <8 x i8>* %out) nounwind ssp {
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/X86/ |
D | selectiondag-crash.ll | 8 …%Shuff = shufflevector <8 x i32> <i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1>,… 9 …%Shuff14 = shufflevector <8 x i32> %Shuff, <8 x i32> %Shuff, <8 x i32> <i32 7, i32 9, i32 11, i32 … 10 …%Shuff35 = shufflevector <8 x i32> %Shuff14, <8 x i32> %Shuff, <8 x i32> <i32 undef, i32 1, i32 3,…
|
D | fold-vector-sext-crash2.ll | 41 %Shuff = shufflevector <2 x i256> zeroinitializer, <2 x i256> %Se, <2 x i32> <i32 1, i32 3> 42 ret <2 x i256> %Shuff 79 %Shuff = shufflevector <2 x i256> zeroinitializer, <2 x i256> %Se, <2 x i32> <i32 1, i32 3> 80 ret <2 x i256> %Shuff 116 %Shuff = shufflevector <2 x i256> zeroinitializer, <2 x i256> %Se, <2 x i32> <i32 1, i32 3> 117 ret <2 x i256> %Shuff 153 %Shuff = shufflevector <2 x i256> zeroinitializer, <2 x i256> %Se, <2 x i32> <i32 1, i32 3> 154 ret <2 x i256> %Shuff
|
D | vbinop-simplify-bug.ll | 19 …%Shuff = shufflevector <8 x i32> zeroinitializer, <8 x i32> zeroinitializer, <8 x i32> <i32 1, i32… 20 %B23 = sub <8 x i32> %Shuff, <i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1>
|
/external/llvm/test/CodeGen/PowerPC/ |
D | set0-v8i16.ll | 6 …%Shuff = shufflevector <16 x i16> zeroinitializer, <16 x i16> zeroinitializer, <16 x i32> <i32 26,… 7 …%Shuff7 = shufflevector <16 x i16> zeroinitializer, <16 x i16> %Shuff, <16 x i32> <i32 20, i32 und… 16 %Sl37 = select i1 %E27, <16 x i16> undef, <16 x i16> %Shuff
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/ |
D | set0-v8i16.ll | 6 …%Shuff = shufflevector <16 x i16> zeroinitializer, <16 x i16> zeroinitializer, <16 x i32> <i32 26,… 7 …%Shuff7 = shufflevector <16 x i16> zeroinitializer, <16 x i16> %Shuff, <16 x i32> <i32 20, i32 und… 16 %Sl37 = select i1 %E27, <16 x i16> undef, <16 x i16> %Shuff
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/msa/ |
D | llvm-stress-s1704963983.ll | 20 …%Shuff = shufflevector <8 x i64> zeroinitializer, <8 x i64> zeroinitializer, <8 x i32> <i32 5, i32… 30 …%Shuff7 = shufflevector <8 x i64> zeroinitializer, <8 x i64> %Shuff, <8 x i32> <i32 13, i32 15, i3… 35 %Cmp10 = icmp uge <8 x i64> %Shuff, zeroinitializer 39 …%Shuff13 = shufflevector <8 x i64> zeroinitializer, <8 x i64> %Shuff, <8 x i32> <i32 9, i32 11, i3… 42 %Tr = trunc <8 x i64> %Shuff to <8 x i32> 63 …%Shuff28 = shufflevector <8 x i64> zeroinitializer, <8 x i64> %Shuff, <8 x i32> <i32 13, i32 15, i… 95 %Sl53 = select i1 %Cmp, <8 x i64> %Shuff, <8 x i64> %Shuff
|
D | llvm-stress-s2704903805.ll | 19 %Shuff = shufflevector <1 x i8> <i8 -1>, <1 x i8> <i8 -1>, <1 x i32> undef 58 %Shuff22 = shufflevector <1 x i8> <i8 -1>, <1 x i8> %Shuff, <1 x i32> zeroinitializer 74 %Shuff35 = shufflevector <1 x i8> %Shuff, <1 x i8> <i8 -1>, <1 x i32> zeroinitializer 89 %Sl45 = select i1 true, <1 x i8> %Shuff, <1 x i8> %I43 90 %Cmp46 = icmp sge <1 x i8> %I36, %Shuff 121 %Sl67 = select i1 %Tr, <1 x i8> %Shuff, <1 x i8> %I23
|
D | llvm-stress-s1935737938.ll | 20 …%Shuff = shufflevector <2 x i32> zeroinitializer, <2 x i32> zeroinitializer, <2 x i32> <i32 1, i32… 49 %I21 = insertelement <2 x i32> %Shuff, i32 135673, i32 0 55 %E26 = extractelement <2 x i32> %Shuff, i32 1 98 %Shuff55 = shufflevector <2 x i32> %Shuff, <2 x i32> zeroinitializer, <2 x i32> <i32 0, i32 2> 125 %I71 = insertelement <2 x i32> %Shuff, i32 %E26, i32 0
|
D | llvm-stress-s997348632.ll | 20 …%Shuff = shufflevector <4 x i64> zeroinitializer, <4 x i64> zeroinitializer, <4 x i32> <i32 undef,… 23 %Sl = select i1 false, <4 x i64> %Shuff, <4 x i64> %Shuff 113 %E63 = extractelement <4 x i64> %Shuff, i32 2 131 %E71 = extractelement <4 x i64> %Shuff, i32 0
|
D | llvm-stress-s3926023935.ll | 20 …%Shuff = shufflevector <4 x i32> <i32 -1, i32 -1, i32 -1, i32 -1>, <4 x i32> zeroinitializer, <4 x… 57 …%Shuff27 = shufflevector <4 x i32> %Shuff, <4 x i32> %I14, <4 x i32> <i32 6, i32 0, i32 undef, i32… 82 %I43 = insertelement <4 x i32> %Shuff, i32 %3, i32 0 121 %I65 = insertelement <4 x i32> %Shuff, i32 %3, i32 3
|
D | llvm-stress-s3861334421.ll | 20 …%Shuff = shufflevector <8 x i64> zeroinitializer, <8 x i64> zeroinitializer, <8 x i32> <i32 3, i32… 73 %E35 = extractelement <8 x i64> %Shuff, i32 7 107 …%Shuff58 = shufflevector <8 x i64> %Shuff, <8 x i64> zeroinitializer, <8 x i32> <i32 4, i32 6, i32… 127 %Cmp71 = icmp slt <8 x i64> %I, %Shuff
|
/external/llvm/test/CodeGen/Mips/msa/ |
D | llvm-stress-s1704963983.ll | 20 …%Shuff = shufflevector <8 x i64> zeroinitializer, <8 x i64> zeroinitializer, <8 x i32> <i32 5, i32… 30 …%Shuff7 = shufflevector <8 x i64> zeroinitializer, <8 x i64> %Shuff, <8 x i32> <i32 13, i32 15, i3… 35 %Cmp10 = icmp uge <8 x i64> %Shuff, zeroinitializer 39 …%Shuff13 = shufflevector <8 x i64> zeroinitializer, <8 x i64> %Shuff, <8 x i32> <i32 9, i32 11, i3… 42 %Tr = trunc <8 x i64> %Shuff to <8 x i32> 63 …%Shuff28 = shufflevector <8 x i64> zeroinitializer, <8 x i64> %Shuff, <8 x i32> <i32 13, i32 15, i… 95 %Sl53 = select i1 %Cmp, <8 x i64> %Shuff, <8 x i64> %Shuff
|
D | llvm-stress-s2704903805.ll | 19 %Shuff = shufflevector <1 x i8> <i8 -1>, <1 x i8> <i8 -1>, <1 x i32> undef 58 %Shuff22 = shufflevector <1 x i8> <i8 -1>, <1 x i8> %Shuff, <1 x i32> zeroinitializer 74 %Shuff35 = shufflevector <1 x i8> %Shuff, <1 x i8> <i8 -1>, <1 x i32> zeroinitializer 89 %Sl45 = select i1 true, <1 x i8> %Shuff, <1 x i8> %I43 90 %Cmp46 = icmp sge <1 x i8> %I36, %Shuff 121 %Sl67 = select i1 %Tr, <1 x i8> %Shuff, <1 x i8> %I23
|
D | llvm-stress-s1935737938.ll | 20 …%Shuff = shufflevector <2 x i32> zeroinitializer, <2 x i32> zeroinitializer, <2 x i32> <i32 1, i32… 49 %I21 = insertelement <2 x i32> %Shuff, i32 135673, i32 0 55 %E26 = extractelement <2 x i32> %Shuff, i32 1 98 %Shuff55 = shufflevector <2 x i32> %Shuff, <2 x i32> zeroinitializer, <2 x i32> <i32 0, i32 2> 125 %I71 = insertelement <2 x i32> %Shuff, i32 %E26, i32 0
|
D | llvm-stress-s997348632.ll | 20 …%Shuff = shufflevector <4 x i64> zeroinitializer, <4 x i64> zeroinitializer, <4 x i32> <i32 undef,… 23 %Sl = select i1 false, <4 x i64> %Shuff, <4 x i64> %Shuff 113 %E63 = extractelement <4 x i64> %Shuff, i32 2 131 %E71 = extractelement <4 x i64> %Shuff, i32 0
|
D | llvm-stress-s3926023935.ll | 20 …%Shuff = shufflevector <4 x i32> <i32 -1, i32 -1, i32 -1, i32 -1>, <4 x i32> zeroinitializer, <4 x… 57 …%Shuff27 = shufflevector <4 x i32> %Shuff, <4 x i32> %I14, <4 x i32> <i32 6, i32 0, i32 undef, i32… 82 %I43 = insertelement <4 x i32> %Shuff, i32 %3, i32 0 121 %I65 = insertelement <4 x i32> %Shuff, i32 %3, i32 3
|
D | llvm-stress-s3997499501.ll | 20 …%Shuff = shufflevector <2 x i1> zeroinitializer, <2 x i1> zeroinitializer, <2 x i32> <i32 1, i32 3> 29 %I8 = insertelement <2 x i1> %Shuff, i1 false, i32 0 65 %E25 = extractelement <2 x i1> %Shuff, i32 1 131 %Cmp64 = icmp ne <2 x i1> %Cmp, %Shuff
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/SystemZ/ |
D | DAGCombine_trunc_extract.ll | 14 %Shuff = shufflevector <2 x i8> undef, <2 x i8> %Arg, <2 x i32> <i32 3, i32 1> 15 %E = extractelement <2 x i8> %Shuff, i32 0
|