Home
last modified time | relevance | path

Searched refs:SrcSlot (Results 1 – 3 of 3) sorted by relevance

/external/swiftshader/third_party/LLVM/utils/TableGen/
DDAGISelMatcher.h901 unsigned SrcSlot; // Value to copy into the physreg. variable
905 : Matcher(EmitCopyToReg), SrcSlot(srcSlot), DestPhysReg(destPhysReg) {} in EmitCopyToRegMatcher()
907 unsigned getSrcSlot() const { return SrcSlot; } in getSrcSlot()
917 return cast<EmitCopyToRegMatcher>(M)->SrcSlot == SrcSlot && in isEqualImpl()
921 return SrcSlot ^ ((unsigned)(intptr_t)DestPhysReg << 4); in getHashImpl()
/external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/
DDAGISelMatcher.h872 unsigned SrcSlot; // Value to copy into the physreg. variable
876 : Matcher(EmitCopyToReg), SrcSlot(srcSlot), DestPhysReg(destPhysReg) {} in EmitCopyToRegMatcher()
878 unsigned getSrcSlot() const { return SrcSlot; } in getSrcSlot()
888 return cast<EmitCopyToRegMatcher>(M)->SrcSlot == SrcSlot && in isEqualImpl()
/external/llvm/utils/TableGen/
DDAGISelMatcher.h872 unsigned SrcSlot; // Value to copy into the physreg. variable
876 : Matcher(EmitCopyToReg), SrcSlot(srcSlot), DestPhysReg(destPhysReg) {} in EmitCopyToRegMatcher()
878 unsigned getSrcSlot() const { return SrcSlot; } in getSrcSlot()
888 return cast<EmitCopyToRegMatcher>(M)->SrcSlot == SrcSlot && in isEqualImpl()