| /external/eigen/Eigen/src/Core/ |
| D | BandMatrix.h | 29 Supers = internal::traits<Derived>::Supers, enumerator
41 DataRowsAtCompileTime = ((Supers!=Dynamic) && (Subs!=Dynamic))
42 ? 1 + Supers + Subs
93 … ReturnOpposite = (Options&SelfAdjoint) && (((Index)>0 && Supers==0) || ((Index)<0 && Subs==0)),
190 Supers = _Supers,
193 DataRowsAtCompileTime = ((Supers!=Dynamic) && (Subs!=Dynamic)) ? 1 + Supers + Subs : Dynamic
198 template<typename _Scalar, int Rows, int Cols, int Supers, int Subs, int Options>
199 class BandMatrix : public BandMatrixBase<BandMatrix<_Scalar,Rows,Cols,Supers,Subs,Options> >
207 … explicit inline BandMatrix(Index rows=Rows, Index cols=Cols, Index supers=Supers, Index subs=Subs)
232 internal::variable_if_dynamic<Index, Supers> m_supers;
[all …]
|
| /external/llvm/lib/MC/ |
| D | MCRegisterInfo.cpp | 20 for (MCSuperRegIterator Supers(Reg, this); Supers.isValid(); ++Supers) in getMatchingSuperReg() local
21 if (RC->contains(*Supers) && Reg == getSubReg(*Supers, SubIdx)) in getMatchingSuperReg()
22 return *Supers; in getMatchingSuperReg()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/MC/ |
| D | MCRegisterInfo.cpp | 25 for (MCSuperRegIterator Supers(Reg, this); Supers.isValid(); ++Supers) in getMatchingSuperReg() local
26 if (RC->contains(*Supers) && Reg == getSubReg(*Supers, SubIdx)) in getMatchingSuperReg()
27 return *Supers; in getMatchingSuperReg()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | ARMBaseRegisterInfo.cpp | 276 for (MCSuperRegIterator Supers(Reg, RI); Supers.isValid(); ++Supers) in getPairedGPR() local
277 if (ARM::GPRPairRegClass.contains(*Supers)) in getPairedGPR()
278 return RI->getSubReg(*Supers, Odd ? ARM::gsub_1 : ARM::gsub_0); in getPairedGPR()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMBaseRegisterInfo.cpp | 247 for (MCSuperRegIterator Supers(Reg, RI); Supers.isValid(); ++Supers) in getPairedGPR() local
248 if (ARM::GPRPairRegClass.contains(*Supers)) in getPairedGPR()
249 return RI->getSubReg(*Supers, Odd ? ARM::gsub_1 : ARM::gsub_0); in getPairedGPR()
|
| /external/llvm/lib/CodeGen/ |
| D | LiveIntervalAnalysis.cpp | 268 for (MCSuperRegIterator Supers(*Roots, TRI, /*IncludeSelf=*/true); in computeRegUnitRange() local
269 Supers.isValid(); ++Supers) { in computeRegUnitRange()
270 if (!MRI->reg_empty(*Supers)) in computeRegUnitRange()
271 LRCalc->createDeadDefs(LR, *Supers); in computeRegUnitRange()
278 for (MCSuperRegIterator Supers(*Roots, TRI, /*IncludeSelf=*/true); in computeRegUnitRange() local
279 Supers.isValid(); ++Supers) { in computeRegUnitRange()
280 unsigned Reg = *Supers; in computeRegUnitRange()
|
| /external/swiftshader/third_party/LLVM/utils/TableGen/ |
| D | CodeGenRegisters.cpp | 708 const CodeGenRegister::SuperRegList &Supers = Reg->getSuperRegs(); in computeOverlaps() local
709 Overlaps.insert(Supers.begin(), Supers.end()); in computeOverlaps()
721 Overlaps2.insert(Supers.begin(), Supers.end()); in computeOverlaps()
|
| D | RegisterInfoEmitter.cpp | 605 ArrayRef<CodeGenRegisterClass*> Supers = RC.getSuperClasses(); in runTargetDesc() local
608 if (Supers.empty()) in runTargetDesc()
613 for (unsigned i = 0; i != Supers.size(); ++i) in runTargetDesc()
614 OS << " &" << Supers[i]->getQualifiedName() << "RegClass,\n"; in runTargetDesc()
|
| D | AsmMatcherEmitter.cpp | 1054 ListInit *Supers = (*it)->getValueAsListInit("SuperClasses"); in BuildOperandClasses() local
1055 for (unsigned i = 0, e = Supers->getSize(); i != e; ++i) { in BuildOperandClasses()
1056 DefInit *DI = dynamic_cast<DefInit*>(Supers->getElement(i)); in BuildOperandClasses()
|
| /external/clang/utils/TableGen/ |
| D | ClangDiagnosticsEmitter.cpp | 155 ArrayRef<std::pair<Record *, SMRange>> Supers = R->getSuperClasses(); in findSuperClassRange() local
156 auto I = std::find_if(Supers.begin(), Supers.end(), in findSuperClassRange()
160 return (I != Supers.end()) ? I->second : SMRange(); in findSuperClassRange()
|
| D | ClangAttrEmitter.cpp | 1630 ArrayRef<std::pair<Record *, SMRange>> Supers = R.getSuperClasses(); in EmitClangAttrClass() local
1631 assert(!Supers.empty() && "Forgot to specify a superclass for the attr"); in EmitClangAttrClass()
1633 for (const auto &Super : llvm::reverse(Supers)) { in EmitClangAttrClass()
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/ |
| D | RegAllocLinearScan.cpp | 776 SmallVector<unsigned, 4> Supers; in updateSpillWeights() local
785 Supers.push_back(*as); in updateSpillWeights()
795 for (unsigned i = 0, e = Supers.size(); i != e; ++i) { in updateSpillWeights()
796 for (const unsigned *sr = tri_->getSubRegisters(Supers[i]); *sr; ++sr) in updateSpillWeights()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
| D | MipsInstrInfo.td | 556 class ConstantSImmAsmOperandClass<int Bits, list<AsmOperandClass> Supers = [],
561 let SuperClasses = Supers;
565 class SimmLslAsmOperandClass<int Bits, list<AsmOperandClass> Supers = [],
570 let SuperClasses = Supers;
574 class ConstantUImmAsmOperandClass<int Bits, list<AsmOperandClass> Supers = [],
579 let SuperClasses = Supers;
584 list<AsmOperandClass> Supers = []>
589 let SuperClasses = Supers;
593 class SImmAsmOperandClass<int Bits, list<AsmOperandClass> Supers = []>
598 let SuperClasses = Supers;
[all …]
|
| /external/llvm/utils/TableGen/ |
| D | RegisterInfoEmitter.cpp | 1272 ArrayRef<CodeGenRegisterClass*> Supers = RC.getSuperClasses(); in runTargetDesc() local
1275 if (Supers.empty()) in runTargetDesc()
1280 for (const auto *Super : Supers) in runTargetDesc()
|
| D | CodeGenRegisters.cpp | 590 ArrayRef<std::pair<Record *, SMRange>> Supers = Proto->getSuperClasses(); in expand() local
591 for (const auto &SuperPair : Supers) in expand()
|
| D | AsmMatcherEmitter.cpp | 1336 ListInit *Supers = Rec->getValueAsListInit("SuperClasses"); in buildOperandClasses() local
1337 for (Init *I : Supers->getValues()) { in buildOperandClasses()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/ |
| D | RegisterInfoEmitter.cpp | 1315 ArrayRef<CodeGenRegisterClass*> Supers = RC.getSuperClasses(); in runTargetDesc() local
1318 if (Supers.empty()) in runTargetDesc()
1323 for (const auto *Super : Supers) in runTargetDesc()
|
| D | CodeGenRegisters.cpp | 668 ArrayRef<std::pair<Record *, SMRange>> Supers = Proto->getSuperClasses(); in expand() local
669 for (const auto &SuperPair : Supers) in expand()
|
| D | AsmMatcherEmitter.cpp | 1358 ListInit *Supers = Rec->getValueAsListInit("SuperClasses"); in buildOperandClasses() local
1359 for (Init *I : Supers->getValues()) { in buildOperandClasses()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsInstrInfo.td | 407 class ConstantSImmAsmOperandClass<int Bits, list<AsmOperandClass> Supers = [],
412 let SuperClasses = Supers;
416 class ConstantUImmAsmOperandClass<int Bits, list<AsmOperandClass> Supers = [],
421 let SuperClasses = Supers;
426 list<AsmOperandClass> Supers = []>
431 let SuperClasses = Supers;
435 class SImmAsmOperandClass<int Bits, list<AsmOperandClass> Supers = []>
440 let SuperClasses = Supers;
444 class UImmAsmOperandClass<int Bits, list<AsmOperandClass> Supers = []>
449 let SuperClasses = Supers;
|
| /external/eigen/Eigen/src/Core/util/ |
| D | ForwardDeclarations.h | 143 template<typename _Scalar, int Rows=Dynamic, int Cols=Dynamic, int Supers=Dynamic, int Subs=Dynamic…
|