Home
last modified time | relevance | path

Searched refs:TIMING_CFG2_ADD_LAT_SHIFT (Results 1 – 16 of 16) sorted by relevance

/external/u-boot/include/configs/km/
Dkm8321-common.h112 (0 << TIMING_CFG2_ADD_LAT_SHIFT) | \
Dkm8309-common.h148 (0 << TIMING_CFG2_ADD_LAT_SHIFT) | \
/external/u-boot/include/configs/
Dkm8360.h137 (0 << TIMING_CFG2_ADD_LAT_SHIFT))
Dmpc8308_p1m.h162 #define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) \
DMPC8308RDB.h160 #define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) \
DMPC8323ERDB.h108 #define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) \
Dve8313.h84 #define CONFIG_SYS_DDR_TIMING_2 ((0 << TIMING_CFG2_ADD_LAT_SHIFT) \
Dids8313.h131 #define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) |\
DMPC832XEMDS.h118 #define CONFIG_SYS_DDR_TIMING_2 ((0 << TIMING_CFG2_ADD_LAT_SHIFT) \
DMPC8315ERDB.h133 #define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) \
DMPC837XEMDS.h158 #define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) \
Dhrcon.h149 #define CONFIG_SYS_DDR_TIMING_2 ((0 << TIMING_CFG2_ADD_LAT_SHIFT) \
Dstrider.h149 #define CONFIG_SYS_DDR_TIMING_2 ((0 << TIMING_CFG2_ADD_LAT_SHIFT) \
DMPC837XERDB.h172 #define CONFIG_SYS_DDR_TIMING_2 ((0 << TIMING_CFG2_ADD_LAT_SHIFT) \
DMPC8313ERDB.h147 #define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) \
/external/u-boot/include/
Dmpc83xx.h1212 #define TIMING_CFG2_ADD_LAT_SHIFT 28 macro