/external/pcre/dist2/src/sljit/ |
D | sljitNativePPC_64.c | 126 FAIL_IF(push_inst(compiler, EXTSW | S(src2) | A(TMP_REG2))); \ 127 src2 = TMP_REG2; \ 137 FAIL_IF(push_inst(compiler, EXTSW | S(src2) | A(TMP_REG2))); \ 138 src2 = TMP_REG2; \ 209 FAIL_IF(push_inst(compiler, RLDI(TMP_REG2, src2, 32, 31, 1))); in emit_single_op() 210 FAIL_IF(push_inst(compiler, NEG | OE(ALT_SET_FLAGS) | RC(ALT_SET_FLAGS) | D(dst) | A(TMP_REG2))); in emit_single_op() 229 FAIL_IF(push_inst(compiler, RLDI(TMP_REG2, src2, 32, 31, 1))); in emit_single_op() 230 src2 = TMP_REG2; in emit_single_op() 241 SLJIT_ASSERT(src2 == TMP_REG2); in emit_single_op() 254 SLJIT_ASSERT(src2 == TMP_REG2); in emit_single_op() [all …]
|
D | sljitNativePPC_32.c | 106 SLJIT_ASSERT(src2 == TMP_REG2); in emit_single_op() 119 SLJIT_ASSERT(src2 == TMP_REG2); in emit_single_op() 152 SLJIT_ASSERT(src2 == TMP_REG2); in emit_single_op() 158 SLJIT_ASSERT(src2 == TMP_REG2); in emit_single_op() 175 SLJIT_ASSERT(src2 == TMP_REG2); in emit_single_op() 182 SLJIT_ASSERT(src2 == TMP_REG2); in emit_single_op() 186 SLJIT_ASSERT(src2 == TMP_REG2); in emit_single_op() 193 SLJIT_ASSERT(src2 == TMP_REG2); in emit_single_op() 197 SLJIT_ASSERT(src2 == TMP_REG2); in emit_single_op() 201 SLJIT_ASSERT(src2 == TMP_REG2); in emit_single_op() [all …]
|
D | sljitNativePPC_common.c | 95 #define TMP_REG2 (SLJIT_NUMBER_OF_REGISTERS + 3) macro 101 #define TMP_CALL_REG TMP_REG2 978 sljit_s32 dst_r = TMP_REG2; in emit_op() 981 sljit_s32 sugg_src2_r = TMP_REG2; in emit_op() 1020 FAIL_IF(emit_op_mem(compiler, input_flags | LOAD_DATA, sugg_src2_r, src2, src2w, TMP_REG2)); in emit_op() 1284 return emit_op(compiler, SLJIT_ADD, flags | ALT_FORM2, dst, dstw, src1, src1w, TMP_REG2, 0); in sljit_emit_op2() 1288 return emit_op(compiler, SLJIT_ADD, flags | ALT_FORM2, dst, dstw, src2, src2w, TMP_REG2, 0); in sljit_emit_op2() 1292 …n emit_op(compiler, SLJIT_ADD, flags | ALT_FORM2 | ALT_FORM3, dst, dstw, src1, src1w, TMP_REG2, 0); in sljit_emit_op2() 1296 …n emit_op(compiler, SLJIT_ADD, flags | ALT_FORM2 | ALT_FORM3, dst, dstw, src2, src2w, TMP_REG2, 0); in sljit_emit_op2() 1301 …n emit_op(compiler, SLJIT_ADD, flags | ALT_FORM2 | ALT_FORM4, dst, dstw, src1, src1w, TMP_REG2, 0); in sljit_emit_op2() [all …]
|
D | sljitNativeARM_T2_32.c | 41 #define TMP_REG2 (SLJIT_NUMBER_OF_REGISTERS + 3) macro 580 SLJIT_ASSERT(!(flags & SET_FLAGS) && (flags & ARG2_IMM) && arg1 == TMP_REG2); in emit_op_imm() 728 arg2 = (arg1 == TMP_REG1) ? TMP_REG2 : TMP_REG1; in emit_op_imm() 733 arg1 = (arg2 == TMP_REG1) ? TMP_REG2 : TMP_REG1; in emit_op_imm() 746 SLJIT_ASSERT(!(flags & SET_FLAGS) && arg1 == TMP_REG2); in emit_op_imm() 751 SLJIT_ASSERT(!(flags & SET_FLAGS) && arg1 == TMP_REG2); in emit_op_imm() 756 SLJIT_ASSERT(!(flags & SET_FLAGS) && arg1 == TMP_REG2); in emit_op_imm() 761 SLJIT_ASSERT(!(flags & SET_FLAGS) && arg1 == TMP_REG2); in emit_op_imm() 766 SLJIT_ASSERT(!(flags & SET_FLAGS) && arg1 == TMP_REG2); in emit_op_imm() 771 SLJIT_ASSERT(arg1 == TMP_REG2); in emit_op_imm() [all …]
|
D | sljitNativeX86_64.c | 47 SLJIT_ASSERT(reg_map[TMP_REG2] >= 8); in generate_far_jump_code() 56 *code_ptr++ = MOV_r_i32 | reg_lmap[TMP_REG2]; in generate_far_jump_code() 70 *code_ptr++ = MOD_REG | (type >= SLJIT_FAST_CALL ? CALL_rm : JMP_rm) | reg_lmap[TMP_REG2]; in generate_far_jump_code() 187 EMIT_MOV(compiler, TMP_REG2, 0, SLJIT_MEM1(SLJIT_R0), -4096); in sljit_emit_enter() 382 PTR_FAIL_IF(emit_load_imm64(compiler, TMP_REG2, immb)); in emit_x86_instruction() 385 b |= TO_OFFS_REG(TMP_REG2); in emit_x86_instruction() 387 b |= TMP_REG2; in emit_x86_instruction() 580 EMIT_MOV(compiler, TMP_REG2, 0, src, srcw); in call_with_args() 581 *src_ptr = TMP_REG2; in call_with_args() 628 EMIT_MOV(compiler, TMP_REG2, 0, src, 0); in call_with_args() [all …]
|
D | sljitNativeMIPS_common.c | 48 #define TMP_REG2 (SLJIT_NUMBER_OF_REGISTERS + 3) macro 52 #define PIC_ADDR_REG TMP_REG2 619 FAIL_IF(push_inst(compiler, ADDU_W | S(SLJIT_SP) | TA(0) | D(TMP_REG2), DR(TMP_REG2))); in sljit_emit_enter() 621 base = S(TMP_REG2); in sljit_emit_enter() 937 sljit_s32 dst_r = TMP_REG2; in emit_op() 940 sljit_s32 sugg_src2_r = TMP_REG2; in emit_op() 1033 SLJIT_ASSERT(src2_r == TMP_REG2); in emit_op() 1035 FAIL_IF(getput_arg(compiler, flags | LOAD_DATA, DR(TMP_REG2), src2, src2w, src1, src1w)); in emit_op() 1040 FAIL_IF(getput_arg(compiler, flags | LOAD_DATA, DR(TMP_REG2), src2, src2w, dst, dstw)); in emit_op() 1684 PTR_FAIL_IF(emit_const(compiler, TMP_REG2, 0)); in sljit_emit_jump() [all …]
|
D | sljitNativeARM_32.c | 46 #define TMP_REG2 (SLJIT_NUMBER_OF_REGISTERS + 3) macro 1527 dst_reg = SLOW_IS_REG(dst) ? dst : TMP_REG2; in emit_op() 1535 return emit_op_mem(compiler, inp_flags, src2, dst, dstw, TMP_REG2); in emit_op() 1538 if (FAST_IS_REG(src2) && dst_reg != TMP_REG2) in emit_op() 1544 src2_reg = (op <= SLJIT_MOV_P) ? dst_reg : TMP_REG2; in emit_op() 1549 FAIL_IF(emit_op_mem(compiler, inp_flags | LOAD_DATA, src2_reg, src2, src2w, TMP_REG2)); in emit_op() 1792 …FAIL_IF(push_inst(compiler, ADD | RD(TMP_REG2) | RN(arg & REG_MASK) | RM(OFFS_REG(arg)) | ((argw &… in emit_fop_mem() 1793 arg = TMP_REG2; in emit_fop_mem() 1806 FAIL_IF(push_inst(compiler, ADD | RD(TMP_REG2) | RN(arg & REG_MASK) | imm)); in emit_fop_mem() 1807 return push_inst(compiler, EMIT_FPU_DATA_TRANSFER(inst, 1, TMP_REG2, reg, (argw & 0x3fc) >> 2)); in emit_fop_mem() [all …]
|
D | sljitNativeMIPS_32.c | 239 FAIL_IF(push_inst(compiler, ADDIU | SA(0) | T(TMP_REG2) | IMM(src2), DR(TMP_REG2))); in emit_single_op() 240 src2 = TMP_REG2; in emit_single_op() 261 FAIL_IF(push_inst(compiler, ADDIU | SA(0) | T(TMP_REG2) | IMM(src2), DR(TMP_REG2))); in emit_single_op() 262 src2 = TMP_REG2; in emit_single_op() 341 FAIL_IF(push_inst(compiler, ADDIU | SA(0) | T(TMP_REG2) | IMM(src2), DR(TMP_REG2))); in emit_single_op() 342 src2 = TMP_REG2; in emit_single_op() 626 SLJIT_ASSERT(DR(PIC_ADDR_REG) == 25 && PIC_ADDR_REG == TMP_REG2); in sljit_emit_call() 649 SLJIT_ASSERT(DR(PIC_ADDR_REG) == 25 && PIC_ADDR_REG == TMP_REG2); in sljit_emit_icall()
|
D | sljitNativeARM_64.c | 38 #define TMP_REG2 (SLJIT_NUMBER_OF_REGISTERS + 3) macro 689 FAIL_IF(load_immediate(compiler, TMP_REG2, arg2)); in emit_op_imm() 690 arg2 = TMP_REG2; in emit_op_imm() 953 FAIL_IF(push_inst(compiler, MOVZ | RD(TMP_REG2) | (((local_size >> 12) - 1) << 5))); in sljit_emit_enter() 956 FAIL_IF(push_inst(compiler, SUBI | (1 << 29) | RD(TMP_REG2) | RN(TMP_REG2) | (1 << 10))); in sljit_emit_enter() 1199 return emit_op_mem(compiler, mem_flags | STORE, dst_r, dst, dstw, TMP_REG2); in sljit_emit_op1() 1215 FAIL_IF(emit_op_mem(compiler, mem_flags, TMP_REG2, src, srcw, TMP_REG2)); in sljit_emit_op1() 1216 src = TMP_REG2; in sljit_emit_op1() 1222 return emit_op_mem(compiler, mem_flags | STORE, dst_r, dst, dstw, TMP_REG2); in sljit_emit_op1() 1260 FAIL_IF(emit_op_mem(compiler, mem_flags, TMP_REG2, src2, src2w, TMP_REG2)); in sljit_emit_op2() [all …]
|
D | sljitNativeMIPS_64.c | 330 FAIL_IF(push_inst(compiler, ADDIU | SA(0) | T(TMP_REG2) | IMM(src2), DR(TMP_REG2))); in emit_single_op() 331 src2 = TMP_REG2; in emit_single_op() 352 FAIL_IF(push_inst(compiler, ADDIU | SA(0) | T(TMP_REG2) | IMM(src2), DR(TMP_REG2))); in emit_single_op() 353 src2 = TMP_REG2; in emit_single_op() 432 FAIL_IF(push_inst(compiler, ADDIU | SA(0) | T(TMP_REG2) | IMM(src2), DR(TMP_REG2))); in emit_single_op() 433 src2 = TMP_REG2; in emit_single_op() 631 SLJIT_ASSERT(DR(PIC_ADDR_REG) == 25 && PIC_ADDR_REG == TMP_REG2); in sljit_emit_call() 652 SLJIT_ASSERT(DR(PIC_ADDR_REG) == 25 && PIC_ADDR_REG == TMP_REG2); in sljit_emit_icall()
|
D | sljitNativeSPARC_common.c | 91 #define TMP_REG2 (SLJIT_NUMBER_OF_REGISTERS + 3) macro 686 sljit_s32 dst_r = TMP_REG2; in emit_op() 689 sljit_s32 sugg_src2_r = TMP_REG2; in emit_op() 776 SLJIT_ASSERT(src2_r == TMP_REG2); in emit_op() 778 FAIL_IF(getput_arg(compiler, flags | LOAD_DATA, TMP_REG2, src2, src2w, src1, src1w)); in emit_op() 783 FAIL_IF(getput_arg(compiler, flags | LOAD_DATA, TMP_REG2, src2, src2w, dst, dstw)); in emit_op() 836 FAIL_IF(push_inst(compiler, OR | D(TMP_REG2) | S1(0) | S2(SLJIT_R0), DR(TMP_REG2))); in sljit_emit_op0() 841 return push_inst(compiler, SUB | D(SLJIT_R1) | S1(TMP_REG2) | S2(SLJIT_R1), DR(SLJIT_R1)); in sljit_emit_op0() 1419 reg = (op < SLJIT_ADD && FAST_IS_REG(dst)) ? dst : TMP_REG2; in sljit_emit_op_flags() 1439 return emit_op(compiler, op, flags, dst, dstw, TMP_REG1, 0, TMP_REG2, 0); in sljit_emit_op_flags() [all …]
|
D | sljitNativeTILEGX_64.c | 47 #define TMP_REG2 (SLJIT_NUMBER_OF_REGISTERS + 3) macro 50 #define PIC_ADDR_REG TMP_REG2 1769 src2 = TMP_REG2; in emit_single_op() 1846 src2 = TMP_REG2; in emit_single_op() 1879 src2 = TMP_REG2; in emit_single_op() 1965 sljit_s32 dst_r = TMP_REG2; in emit_op() 1968 sljit_s32 sugg_src2_r = TMP_REG2; in emit_op() 2058 SLJIT_ASSERT(src2_r == TMP_REG2); in emit_op() 2098 sugg_dst_ar = reg_map[(op < SLJIT_ADD && FAST_IS_REG(dst)) ? dst : TMP_REG2]; in sljit_emit_op_flags() 2156 …em_type | CUMULATIVE_OP | LOGICAL_OP | IMM_OP | ALT_KEEP_CACHE, dst, dstw, src, srcw, TMP_REG2, 0); in sljit_emit_op_flags() [all …]
|
D | sljitNativeX86_common.c | 91 #define TMP_REG2 (SLJIT_NUMBER_OF_REGISTERS + 3) macro 1213 EMIT_MOV(compiler, TMP_REG2, 0, SLJIT_IMM, !(op_flags & SLJIT_I32_OP) ? (64 + 63) : (32 + 31)); in emit_clz() 1215 inst = emit_x86_instruction(compiler, 2, dst_r, 0, TMP_REG2, 0); in emit_clz() 1384 FAIL_IF(emit_load_imm64(compiler, (arg == TMP_REG1) ? TMP_REG2 : TMP_REG1, immw)); \ 1385 inst = emit_x86_instruction(compiler, 1, (arg == TMP_REG1) ? TMP_REG2 : TMP_REG1, 0, arg, argw); \ 1673 FAIL_IF(emit_load_imm64(compiler, TMP_REG2, src1w)); 1674 inst = emit_x86_instruction(compiler, 2, dst_r, 0, TMP_REG2, 0); 1716 FAIL_IF(emit_load_imm64(compiler, TMP_REG2, src2w)); 1717 inst = emit_x86_instruction(compiler, 2, dst_r, 0, TMP_REG2, 0); 1940 FAIL_IF(emit_load_imm64(compiler, TMP_REG2, src2w)); [all …]
|