Home
last modified time | relevance | path

Searched refs:ZEROReg (Results 1 – 7 of 7) sorted by relevance

/external/llvm/lib/Target/Mips/
DMips32r6InstrInfo.td875 multiclass Cmp_Pats<ValueType VT, Instruction NOROp, Register ZEROReg> {
877 (NOROp (!cast<Instruction>("CMP_UEQ_"#NAME) VT:$lhs, VT:$rhs), ZEROReg)>;
879 (NOROp (!cast<Instruction>("CMP_UN_"#NAME) VT:$lhs, VT:$rhs), ZEROReg)>;
881 (NOROp (!cast<Instruction>("CMP_EQ_"#NAME) VT:$lhs, VT:$rhs), ZEROReg)>;
893 (NOROp (!cast<Instruction>("CMP_EQ_"#NAME) VT:$lhs, VT:$rhs), ZEROReg)>;
DMipsSEInstrInfo.cpp475 unsigned ZEROReg = STI.isABI_N64() ? Mips::ZERO_64 : Mips::ZERO; in loadImmediate() local
494 BuildMI(MBB, II, DL, get(Inst->Opc), Reg).addReg(ZEROReg) in loadImmediate()
DMipsInstrInfo.td2563 Instruction SLTiuOp, Register ZEROReg> {
2565 (BNEOp RC:$lhs, ZEROReg, bb:$dst)>;
2567 (BEQOp RC:$lhs, ZEROReg, bb:$dst)>;
2588 (BNEOp RC:$cond, ZEROReg, bb:$dst)>;
2600 Instruction SLTuOp, Register ZEROReg> {
2604 (SLTuOp ZEROReg, RC:$lhs)>;
2608 (SLTuOp ZEROReg, (XOROp RC:$lhs, RC:$rhs))>;
/external/swiftshader/third_party/LLVM/lib/Target/Mips/
DMipsInstrInfo.td927 Instruction SLTiuOp, Register ZEROReg> {
929 (BNEOp RC:$lhs, ZEROReg, bb:$dst)>;
931 (BEQOp RC:$lhs, ZEROReg, bb:$dst)>;
948 (BNEOp RC:$cond, ZEROReg, bb:$dst)>;
987 Instruction SLTuOp, Register ZEROReg> {
991 (SLTuOp ZEROReg, (XOROp RC:$lhs, RC:$rhs))>;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMips32r6InstrInfo.td1015 multiclass Cmp_Pats<ValueType VT, Instruction NOROp, Register ZEROReg> {
1017 (NOROp (!cast<Instruction>("CMP_UEQ_"#NAME) VT:$lhs, VT:$rhs), ZEROReg)>;
1019 (NOROp (!cast<Instruction>("CMP_UN_"#NAME) VT:$lhs, VT:$rhs), ZEROReg)>;
1021 (NOROp (!cast<Instruction>("CMP_EQ_"#NAME) VT:$lhs, VT:$rhs), ZEROReg)>;
1033 (NOROp (!cast<Instruction>("CMP_EQ_"#NAME) VT:$lhs, VT:$rhs), ZEROReg)>;
DMipsInstrInfo.td3010 multiclass MaterializeImms<ValueType VT, Register ZEROReg,
3026 def : MipsPat<(VT ORiPred:$imm), (ORiOp ZEROReg, imm:$imm)>;
3027 def : MipsPat<(VT immSExt16:$imm), (ADDiuOp ZEROReg, imm:$imm)>;
3142 Register ZEROReg> {
3144 (BNEOp RC:$lhs, ZEROReg, bb:$dst)>;
3146 (BEQOp RC:$lhs, ZEROReg, bb:$dst)>;
3167 (BNEOp RC:$cond, ZEROReg, bb:$dst)>;
3180 Instruction SLTuOp, Register ZEROReg> {
3184 (SLTuOp ZEROReg, RC:$lhs)>;
3188 (SLTuOp ZEROReg, (XOROp RC:$lhs, RC:$rhs))>;
DMipsSEInstrInfo.cpp611 unsigned ZEROReg = STI.isABI_N64() ? Mips::ZERO_64 : Mips::ZERO; in loadImmediate() local
630 BuildMI(MBB, II, DL, get(Inst->Opc), Reg).addReg(ZEROReg) in loadImmediate()