Home
last modified time | relevance | path

Searched refs:bit1 (Results 1 – 25 of 47) sorted by relevance

12

/external/mesa3d/src/intel/compiler/
Dtest_eu_compact.cpp150 for (int bit1 = 0; bit1 < 128; bit1++) { in test_fuzz_compact_instruction() local
154 if (skip_bit(p->devinfo, &src, bit1)) in test_fuzz_compact_instruction()
158 bits[bit1 / 32] ^= (1 << (bit1 & 31)); in test_fuzz_compact_instruction()
163 printf(" twiddled bits for fuzzing %d, %d\n", bit0, bit1); in test_fuzz_compact_instruction()
/external/blktrace/
Dblkiomon.c131 struct blk_io_trace *bit1 = &t1->bit; in dump_bits() local
138 fprintf(debug.fp, "magic %16d %16d\n", bit1->magic, bit2->magic); in dump_bits()
140 bit1->sequence, bit2->sequence); in dump_bits()
142 (unsigned long)bit1->time, (unsigned long)bit2->time); in dump_bits()
144 (unsigned long)bit1->sector, (unsigned long)bit2->sector); in dump_bits()
145 fprintf(debug.fp, "bytes %16d %16d\n", bit1->bytes, bit2->bytes); in dump_bits()
146 fprintf(debug.fp, "action %16x %16x\n", bit1->action, bit2->action); in dump_bits()
147 fprintf(debug.fp, "pid %16d %16d\n", bit1->pid, bit2->pid); in dump_bits()
148 fprintf(debug.fp, "device %16d %16d\n", bit1->device, bit2->device); in dump_bits()
149 fprintf(debug.fp, "cpu %16d %16d\n", bit1->cpu, bit2->cpu); in dump_bits()
[all …]
/external/u-boot/tools/
Dvybridimage.c43 uint8_t bit1 = (byte & (1 << 1)) ? 1 : 0; in vybridimage_sw_ecc() local
53 res |= ((bit7 ^ bit5 ^ bit4 ^ bit2 ^ bit1) << 1); in vybridimage_sw_ecc()
54 res |= ((bit7 ^ bit6 ^ bit5 ^ bit1 ^ bit0) << 2); in vybridimage_sw_ecc()
56 res |= ((bit6 ^ bit4 ^ bit3 ^ bit2 ^ bit1 ^ bit0) << 4); in vybridimage_sw_ecc()
/external/libxaac/decoder/
Dixheaacd_sbr_crc.c35 WORD32 bit0, bit1; in ixheaacd_calc_chk_sum() local
37 bit1 = ((data_bit_mask & stream_data) ? 1 : 0); in ixheaacd_calc_chk_sum()
38 bit0 ^= bit1; in ixheaacd_calc_chk_sum()
/external/swiftshader/third_party/llvm-7.0/llvm/test/Transforms/MemCpyOpt/
D2011-06-02-CallSlotOverwritten.ll25 %bit1 = bitcast %struct1* %x to i64*
27 %load = load i64, i64* %bit1, align 8
30 ; CHECK: %load = load i64, i64* %bit1, align 8
/external/swiftshader/third_party/LLVM/test/Transforms/MemCpyOpt/
D2011-06-02-CallSlotOverwritten.ll25 %bit1 = bitcast %struct1* %x to i64*
27 %load = load i64* %bit1, align 8
30 ; CHECK: %load = load i64* %bit1, align 8
/external/llvm/test/Transforms/MemCpyOpt/
D2011-06-02-CallSlotOverwritten.ll25 %bit1 = bitcast %struct1* %x to i64*
27 %load = load i64, i64* %bit1, align 8
30 ; CHECK: %load = load i64, i64* %bit1, align 8
/external/u-boot/board/Seagate/nas220/
Dkwbimage.cfg65 # bit1-0: 00, Cs0width=x8
100 # bit1: 0, DDR drive strenght normal
124 # bit1: 0, Write Protect disabled
138 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
/external/libvpx/libvpx/vp8/decoder/
Ddetokenize.c112 const int bit1 = VP8GetBit(br, p[8]); in GetCoeffs() local
113 const int bit0 = VP8GetBit(br, p[9 + bit1]); in GetCoeffs()
114 const int cat = 2 * bit1 + bit0; in GetCoeffs()
/external/u-boot/board/Seagate/dockstar/
Dkwbimage.cfg63 # bit1-0: 00, Cs0width=x8
97 # bit1: 0, DDR drive strenght normal
125 # bit1: 0, Write Protect disabled
138 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
/external/u-boot/board/Seagate/goflexhome/
Dkwbimage.cfg66 # bit1-0: 00, Cs0width=x8
100 # bit1: 0, DDR drive strenght normal
128 # bit1: 0, Write Protect disabled
141 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
/external/u-boot/board/Marvell/dreamplug/
Dkwbimage.cfg61 # bit1-0: 01, Cs0width=x8
95 # bit1: 0, DDR drive strenght normal
123 # bit1: 0, Write Protect disabled
136 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
/external/u-boot/board/Marvell/guruplug/
Dkwbimage.cfg60 # bit1-0: 01, Cs0width=x8
94 # bit1: 0, DDR drive strenght normal
122 # bit1: 0, Write Protect disabled
135 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
/external/u-boot/board/Synology/ds109/
Dkwbimage.cfg64 # bit1-0: 01, Cs0width=x8
98 # bit1: 0, DDR drive strenght normal
126 # bit1: 0, Write Protect disabled
141 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
/external/u-boot/board/Marvell/sheevaplug/
Dkwbimage.cfg60 # bit1-0: 00, Cs0width=x8
94 # bit1: 0, DDR drive strenght normal
122 # bit1: 0, Write Protect disabled
135 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
/external/u-boot/board/cloudengines/pogo_e02/
Dkwbimage.cfg64 # bit1-0: 00, Cs0width=x8
98 # bit1: 0, DDR drive strenght normal
126 # bit1: 0, Write Protect disabled
144 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
/external/u-boot/board/keymile/km_arm/
Dkwbimage.cfg81 # bit1-0: 01, Cs0width=x16
106 # bit1: 0, DDR drive strenght normal
133 # bit1: 0, Write Protect disabled
147 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
/external/u-boot/board/raidsonic/ib62x0/
Dkwbimage.cfg61 # bit1-0: 00, Cs0width (x8)
95 # bit1: 0, DDR drive strenght normal
123 # bit1: 0x0, Write Protect disabled
141 # bit1-0: 0x0, ODT0 controlled by ODT Control (low) register above
/external/u-boot/board/LaCie/netspace_v2/
Dkwbimage-is2.cfg60 # bit1-0: 00, Cs0width=x8
94 # bit1: 1, DDR drive strenght reduced
122 # bit1: 0, Write Protect disabled
136 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
Dkwbimage-ns2l.cfg60 # bit1-0: 00, Cs0width=x8
94 # bit1: 1, DDR drive strenght reduced
122 # bit1: 0, Write Protect disabled
136 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
Dkwbimage.cfg60 # bit1-0: 00, Cs0width=x8
94 # bit1: 1, DDR drive strenght reduced
122 # bit1: 0, Write Protect disabled
136 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
/external/u-boot/board/iomega/iconnect/
Dkwbimage.cfg60 # bit1-0: 00, Cs0width (x8)
94 # bit1: 0, DDR drive strenght normal
122 # bit1: 0x0, Write Protect disabled
140 # bit1-0: 0x0, ODT0 controlled by ODT Control (low) register above
/external/u-boot/board/LaCie/net2big_v2/
Dkwbimage.cfg60 # bit1-0: 01, Cs0width=x16
94 # bit1: 1, DDR drive strenght reduced
122 # bit1: 0, Write Protect disabled
136 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
/external/u-boot/board/d-link/dns325/
Dkwbimage.cfg70 # bit1-0: 0, Cs0width=x8
104 # bit1: 0, DRAM drive strength normal
144 # bit1: 0, Write Protect disabled
152 # bit1: 0, Write Protect disabled
169 # bit1-0: 0, M_ODT[0] assertion is controlled by ODT Control Low register
/external/libcups/filter/
Drastertohp.c566 bit1, /* Current high bit data */ in OutputLine() local
611bit1 = (unsigned char)((bit & 128) | ((bit & 32) << 1) | ((bit & 8) << 2) | ((bit & 2) << 3)); in OutputLine()
618bit1 |= (unsigned char)(((bit & 2) >> 1) | ((bit & 8) >> 2) | ((bit & 32) >> 3) | ((bit & 128) >> … in OutputLine()
622 bit_ptr[bytes] = bit1; in OutputLine()

12