/external/swiftshader/third_party/subzero/unittest/AssemblerX8664/ |
D | LowLevel.cpp | 277 TestRegReg(cmp, eax, ecx, i32, 2, 0x3B, 0xC1); in TEST_F() 278 TestRegReg(cmp, ecx, edx, i32, 2, 0x3B, 0xCA); in TEST_F() 279 TestRegReg(cmp, edx, ebx, i32, 2, 0x3B, 0xD3); in TEST_F() 280 TestRegReg(cmp, ebx, esp, i32, 2, 0x3B, 0xDC); in TEST_F() 281 TestRegReg(cmp, esp, ebp, i32, 2, 0x3B, 0xE5); in TEST_F() 282 TestRegReg(cmp, ebp, esi, i32, 2, 0x3B, 0xEE); in TEST_F() 283 TestRegReg(cmp, esi, edi, i32, 2, 0x3B, 0xF7); in TEST_F() 284 TestRegReg(cmp, edi, r8, i32, 3, 0x41, 0x3B, 0xF8); in TEST_F() 285 TestRegReg(cmp, r8, r9, i32, 3, 0x45, 0x3B, 0xC1); in TEST_F() 286 TestRegReg(cmp, r9, r10, i32, 3, 0x45, 0x3B, 0xCA); in TEST_F() [all …]
|
/external/swiftshader/third_party/subzero/unittest/AssemblerX8632/ |
D | LowLevel.cpp | 236 TestRegReg(cmp, eax, ecx, i32, 2, 0x3B, 0xC1); in TEST_F() 237 TestRegReg(cmp, ecx, edx, i32, 2, 0x3B, 0xCA); in TEST_F() 238 TestRegReg(cmp, edx, ebx, i32, 2, 0x3B, 0xD3); in TEST_F() 239 TestRegReg(cmp, ebx, esp, i32, 2, 0x3B, 0xDC); in TEST_F() 240 TestRegReg(cmp, esp, ebp, i32, 2, 0x3B, 0xE5); in TEST_F() 241 TestRegReg(cmp, ebp, esi, i32, 2, 0x3B, 0xEE); in TEST_F() 242 TestRegReg(cmp, esi, edi, i32, 2, 0x3B, 0xF7); in TEST_F() 243 TestRegReg(cmp, edi, eax, i32, 2, 0x3B, 0xF8); in TEST_F() 245 TestRegReg(cmp, eax, ecx, i16, 3, 0x66, 0x3B, 0xC1); in TEST_F() 246 TestRegReg(cmp, ecx, edx, i16, 3, 0x66, 0x3B, 0xCA); in TEST_F() [all …]
|
/external/swiftshader/third_party/subzero/crosstest/ |
D | test_fcmp.pnacl.ll | 6 %cmp = fcmp false float %a, %b 7 %cmp.ret_ext = zext i1 %cmp to i32 8 ret i32 %cmp.ret_ext 15 %cmp = fcmp false double %a, %b 16 %cmp.ret_ext = zext i1 %cmp to i32 17 ret i32 %cmp.ret_ext 24 %cmp = fcmp oeq float %a, %b 25 %cmp.ret_ext = zext i1 %cmp to i32 26 ret i32 %cmp.ret_ext 35 %cmp = fcmp oeq double %a, %b [all …]
|
D | test_icmp_i1vec.ll | 5 %cmp = icmp eq <16 x i1> %a.trunc, %b.trunc 6 %cmp.sext = sext <16 x i1> %cmp to <16 x i8> 7 ret <16 x i8> %cmp.sext 14 %cmp = icmp ne <16 x i1> %a.trunc, %b.trunc 15 %cmp.sext = sext <16 x i1> %cmp to <16 x i8> 16 ret <16 x i8> %cmp.sext 23 %cmp = icmp ugt <16 x i1> %a.trunc, %b.trunc 24 %cmp.sext = sext <16 x i1> %cmp to <16 x i8> 25 ret <16 x i8> %cmp.sext 32 %cmp = icmp uge <16 x i1> %a.trunc, %b.trunc [all …]
|
D | test_icmp.h | 20 #define X(cmp, op) \ argument 21 bool icmp##cmp(uint8_t a, uint8_t b); \ 22 bool icmp##cmp(uint16_t a, uint16_t b); \ 23 bool icmp##cmp(uint32_t a, uint32_t b); \ 24 bool icmp##cmp(uint64 a, uint64 b); \ 25 v4ui32 icmp##cmp(v4ui32 a, v4ui32 b); \ 26 v8ui16 icmp##cmp(v8ui16 a, v8ui16 b); \ 27 v16ui8 icmp##cmp(v16ui8 a, v16ui8 b); \ 28 bool icmp_zero##cmp(uint8_t a); \ 29 bool icmp_zero##cmp(uint16_t a); \ [all …]
|
D | test_icmp.cpp | 20 #define X(cmp, op) \ argument 21 bool icmp##cmp(uint8_t a, uint8_t b) { return a op b; } \ 22 bool icmp##cmp(uint16_t a, uint16_t b) { return a op b; } \ 23 bool icmp##cmp(uint32_t a, uint32_t b) { return a op b; } \ 24 bool icmp##cmp(uint64 a, uint64 b) { return a op b; } \ 25 v4ui32 icmp##cmp(v4ui32 a, v4ui32 b) { return a op b; } \ 26 v8ui16 icmp##cmp(v8ui16 a, v8ui16 b) { return a op b; } \ 27 v16ui8 icmp##cmp(v16ui8 a, v16ui8 b) { return a op b; } \ 28 bool icmp_zero##cmp(uint8_t a) { return a op 0; } \ 29 bool icmp_zero##cmp(uint16_t a) { return a op 0; } \ [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/Analysis/CostModel/SystemZ/ |
D | cmp-ext.ll | 5 %cmp = icmp eq i8 %val1, %val2 6 %v = sext i1 %cmp to i8 10 ; CHECK: cost of 3 for instruction: %cmp = icmp eq i8 %val1, %val2 11 ; CHECK: cost of 3 for instruction: %v = sext i1 %cmp to i8 15 %cmp = icmp eq i8 %val1, %val2 16 %v = sext i1 %cmp to i16 20 ; CHECK: cost of 3 for instruction: %cmp = icmp eq i8 %val1, %val2 21 ; CHECK: cost of 3 for instruction: %v = sext i1 %cmp to i16 25 %cmp = icmp eq i8 %val1, %val2 26 %v = sext i1 %cmp to i32 [all …]
|
D | cmpsel.ll | 10 %cmp = icmp eq i8 %val1, %val2 11 %sel = select i1 %cmp, i8 %val3, i8 %val4 15 ; CHECK: cost of 3 for instruction: %cmp = icmp eq i8 %val1, %val2 16 ; CHECK: cost of 1 for instruction: %sel = select i1 %cmp, i8 %val3, i8 %val4 21 %cmp = icmp eq i8 %val1, %val2 22 %sel = select i1 %cmp, i16 %val3, i16 %val4 26 ; CHECK: cost of 3 for instruction: %cmp = icmp eq i8 %val1, %val2 27 ; CHECK: cost of 1 for instruction: %sel = select i1 %cmp, i16 %val3, i16 %val4 32 %cmp = icmp eq i8 %val1, %val2 33 %sel = select i1 %cmp, i32 %val3, i32 %val4 [all …]
|
/external/jacoco/org.jacoco.core.test/src/org/jacoco/core/analysis/ |
D | CounterComparatorTest.java | 31 final Comparator<ICounter> cmp = CounterComparator.TOTALITEMS; in testTotalItemsComparator() local 32 assertCmpLess(cmp, 19, 5, 19, 6); in testTotalItemsComparator() 33 assertCmpEquals(cmp, 20, 5, 19, 6); in testTotalItemsComparator() 34 assertCmpGreater(cmp, 21, 5, 19, 6); in testTotalItemsComparator() 39 final Comparator<ICounter> cmp = CounterComparator.COVEREDITEMS; in testCoveredItemsComparator() local 40 assertCmpLess(cmp, 73, 7, 42, 8); in testCoveredItemsComparator() 41 assertCmpEquals(cmp, 42, 8, 82, 8); in testCoveredItemsComparator() 42 assertCmpGreater(cmp, 21, 9, 32, 8); in testCoveredItemsComparator() 47 final Comparator<ICounter> cmp = CounterComparator.MISSEDITEMS; in testMissedItemsComparator() local 48 assertCmpLess(cmp, 10, 40, 11, 80); in testMissedItemsComparator() [all …]
|
/external/llvm/test/Transforms/InstCombine/ |
D | icmp-shr.ll | 9 %cmp = icmp eq i8 %shr, 0 10 ret i1 %cmp 17 %cmp = icmp eq i8 %shr, 0 18 ret i1 %cmp 25 %cmp = icmp ne i8 %shr, 0 26 ret i1 %cmp 33 %cmp = icmp ne i8 %shr, 0 34 ret i1 %cmp 41 %cmp = icmp eq i8 %shr, 128 42 ret i1 %cmp [all …]
|
D | cast-int-fcmp-eq-0.ll | 8 %cmp = fcmp oeq float %f, 0.0 9 ret i1 %cmp 17 %cmp = fcmp oeq float %f, -0.0 18 ret i1 %cmp 26 %cmp = fcmp oeq float %f, 0.0 27 ret i1 %cmp 35 %cmp = fcmp oeq float %f, -0.0 36 ret i1 %cmp 44 %cmp = fcmp one float %f, 0.0 45 ret i1 %cmp [all …]
|
D | unordered-fcmp-select.ll | 4 ; CHECK: %cmp.inv = fcmp ole float %a, %b 5 ; CHECK-NEXT: %sel = select i1 %cmp.inv, float %b, float %a 8 %cmp = fcmp ugt float %a, %b 9 %sel = select i1 %cmp, float %a, float %b 14 ; CHECK: %cmp.inv = fcmp olt float %a, %b 15 ; CHECK-NEXT: %sel = select i1 %cmp.inv, float %b, float %a 18 %cmp = fcmp uge float %a, %b 19 %sel = select i1 %cmp, float %a, float %b 24 ; CHECK: %cmp.inv = fcmp ole float %a, %b 25 ; CHECK-NEXT: %sel = select i1 %cmp.inv, float %a, float %b [all …]
|
D | or-fcmp.ll | 8 %cmp = fcmp false double %a, %b 10 %retval = or i1 %cmp, %cmp1 19 %cmp = fcmp oeq double %a, %b 21 %retval = or i1 %cmp, %cmp1 30 %cmp = fcmp oeq double %a, %b 32 %retval = or i1 %cmp, %cmp1 41 %cmp = fcmp ogt double %a, %b 43 %retval = or i1 %cmp, %cmp1 52 %cmp = fcmp ogt double %a, %b 54 %retval = or i1 %cmp, %cmp1 [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/ |
D | arm64-fast-isel-icmp.ll | 6 ; CHECK: cmp w0, #31 8 %cmp = icmp eq i32 %a, 31 9 %conv = zext i1 %cmp to i32 18 %cmp = icmp eq i32 %a, -7 19 %conv = zext i1 %cmp to i32 26 ; CHECK: cmp w0, w1 28 %cmp = icmp eq i32 %a, %b 29 %conv = zext i1 %cmp to i32 36 ; CHECK: cmp w0, w1 38 %cmp = icmp ne i32 %a, %b [all …]
|
/external/llvm/test/CodeGen/AArch64/ |
D | arm64-fast-isel-icmp.ll | 6 ; CHECK: cmp w0, #31 8 %cmp = icmp eq i32 %a, 31 9 %conv = zext i1 %cmp to i32 18 %cmp = icmp eq i32 %a, -7 19 %conv = zext i1 %cmp to i32 26 ; CHECK: cmp w0, w1 28 %cmp = icmp eq i32 %a, %b 29 %conv = zext i1 %cmp to i32 36 ; CHECK: cmp w0, w1 38 %cmp = icmp ne i32 %a, %b [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/NVPTX/ |
D | combine-min-max.ll | 10 %cmp = icmp eq i32 %a, %b 11 %sel = select i1 %cmp, i32 %a, i32 %b 19 %cmp = icmp ne i64 %a, %b 20 %sel = select i1 %cmp, i64 %b, i64 %a 31 %cmp = icmp ugt i16 %a, %b 32 %sel = select i1 %cmp, i16 %a, i16 %b 39 %cmp = icmp uge i16 %a, %b 40 %sel = select i1 %cmp, i16 %a, i16 %b 47 %cmp = icmp ult i16 %a, %b 48 %sel = select i1 %cmp, i16 %a, i16 %b [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/Transforms/InstSimplify/ |
D | shr-nop.ll | 21 %cmp = icmp eq i8 %shr, 0 22 ret i1 %cmp 30 %cmp = icmp eq i8 %shr, 0 31 ret i1 %cmp 39 %cmp = icmp eq i8 %shr, 0 40 ret i1 %cmp 48 %cmp = icmp ne i8 %shr, 0 49 ret i1 %cmp 57 %cmp = icmp ne i8 %shr, 0 58 ret i1 %cmp [all …]
|
/external/llvm/test/Transforms/InstSimplify/ |
D | shr-nop.ll | 21 %cmp = icmp eq i8 %shr, 0 22 ret i1 %cmp 30 %cmp = icmp eq i8 %shr, 0 31 ret i1 %cmp 39 %cmp = icmp eq i8 %shr, 0 40 ret i1 %cmp 48 %cmp = icmp ne i8 %shr, 0 49 ret i1 %cmp 57 %cmp = icmp ne i8 %shr, 0 58 ret i1 %cmp [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/Transforms/InstCombine/ |
D | cast-int-fcmp-eq-0.ll | 8 %cmp = fcmp oeq float %f, 0.0 9 ret i1 %cmp 17 %cmp = fcmp oeq float %f, -0.0 18 ret i1 %cmp 26 %cmp = fcmp oeq float %f, 0.0 27 ret i1 %cmp 35 %cmp = fcmp oeq float %f, -0.0 36 ret i1 %cmp 44 %cmp = fcmp one float %f, 0.0 45 ret i1 %cmp [all …]
|
D | unordered-fcmp-select.ll | 4 ; CHECK: %cmp.inv = fcmp ole float %a, %b 5 ; CHECK-NEXT: %sel = select i1 %cmp.inv, float %b, float %a 8 %cmp = fcmp ugt float %a, %b 9 %sel = select i1 %cmp, float %a, float %b 14 ; CHECK: %cmp.inv = fcmp olt float %a, %b 15 ; CHECK-NEXT: %sel = select i1 %cmp.inv, float %b, float %a 18 %cmp = fcmp uge float %a, %b 19 %sel = select i1 %cmp, float %a, float %b 24 ; CHECK: %cmp.inv = fcmp ole float %a, %b 25 ; CHECK-NEXT: %sel = select i1 %cmp.inv, float %a, float %b [all …]
|
D | icmp-shr.ll | 12 %cmp = icmp eq i8 %shr, 0 13 ret i1 %cmp 22 %cmp = icmp eq <2 x i8> %shr, zeroinitializer 23 ret <2 x i1> %cmp 32 %cmp = icmp eq i8 %shr, 0 33 ret i1 %cmp 42 %cmp = icmp ne i8 %shr, 0 43 ret i1 %cmp 52 %cmp = icmp ne i8 %shr, 0 53 ret i1 %cmp [all …]
|
/external/llvm/test/CodeGen/NVPTX/ |
D | combine-min-max.ll | 10 %cmp = icmp eq i32 %a, %b 11 %sel = select i1 %cmp, i32 %a, i32 %b 19 %cmp = icmp ne i64 %a, %b 20 %sel = select i1 %cmp, i64 %b, i64 %a 33 %cmp = icmp ugt i16 %a, %b 34 %sel = select i1 %cmp, i16 %a, i16 %b 46 %cmp = icmp ugt i32 %a, %b 47 %sel = select i1 %cmp, i32 %a, i32 %b 54 %cmp = icmp uge i32 %a, %b 55 %sel = select i1 %cmp, i32 %a, i32 %b [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/Transforms/CorrelatedValuePropagation/ |
D | add.ll | 6 %cmp = icmp slt i32 %a, 100 7 br i1 %cmp, label %bb, label %exit 21 %cmp = icmp ult i32 %a, 100 22 br i1 %cmp, label %bb, label %exit 36 %cmp = icmp ult i32 %a, -1 37 br i1 %cmp, label %bb, label %exit 51 %cmp = icmp ule i32 %a, -1 52 br i1 %cmp, label %bb, label %exit 66 %cmp = icmp slt i32 %a, 2147483647 67 br i1 %cmp, label %bb, label %exit [all …]
|
/external/swiftshader/third_party/subzero/tests_lit/assembler/arm32/ |
D | cmp-vec.ll | 27 %cmp = icmp eq <4 x i32> %a, %b 33 %cmp.ret_ext = zext <4 x i1> %cmp to <4 x i32> 34 ret <4 x i32> %cmp.ret_ext 43 %cmp = icmp ne <4 x i32> %a, %b 52 %cmp.ret_ext = zext <4 x i1> %cmp to <4 x i32> 53 ret <4 x i32> %cmp.ret_ext 62 %cmp = icmp ugt <4 x i32> %a, %b 68 %cmp.ret_ext = zext <4 x i1> %cmp to <4 x i32> 69 ret <4 x i32> %cmp.ret_ext 78 %cmp = icmp uge <4 x i32> %a, %b [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/ |
D | cmp_elimination.ll | 9 ; CHECK: cmp 10 ; CHECK-NOT: cmp 13 %cmp = icmp eq i32 %a, 100 14 br i1 %cmp, label %if.then, label %if.else 35 ; CHECK: cmp 36 ; CHECK-NOT: cmp 39 %cmp = icmp slt i32 %a, 100 40 br i1 %cmp, label %if.then, label %if.else 61 ; CHECK: cmp 62 ; CHECK-NOT: cmp [all …]
|