Home
last modified time | relevance | path

Searched refs:ddr_pll_ratio (Results 1 – 1 of 1) sorted by relevance

/external/u-boot/arch/powerpc/cpu/mpc85xx/
Dcpu_init.c375 u32 ddr_pll_ratio; in fsl_erratum_a007212_workaround() local
393 ddr_pll_ratio = (in_be32(&gur->rcwsr[0]) >> in fsl_erratum_a007212_workaround()
397 if (ddr_pll_ratio != 0) in fsl_erratum_a007212_workaround()
399 ddr_pll_ratio = (in_be32(&gur->rcwsr[0]) >> in fsl_erratum_a007212_workaround()
403 if (ddr_pll_ratio == 0) { in fsl_erratum_a007212_workaround()
407 ddr_pll_ratio >>= 1; in fsl_erratum_a007212_workaround()
417 out_be32(plldgdcr1, 0x08000001 | (ddr_pll_ratio << 1)); in fsl_erratum_a007212_workaround()
419 out_be32(plldgdcr2, 0x08000001 | (ddr_pll_ratio << 1)); in fsl_erratum_a007212_workaround()
421 out_be32(plldgdcr3, 0x08000001 | (ddr_pll_ratio << 1)); in fsl_erratum_a007212_workaround()