Home
last modified time | relevance | path

Searched refs:ddr_sdram_cfg_2 (Results 1 – 16 of 16) sorted by relevance

/external/u-boot/board/freescale/corenet_ds/
Dp4080ds_ddr.c92 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
124 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
156 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
188 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
220 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
252 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
284 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
316 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
/external/u-boot/drivers/ddr/fsl/
Dmpc85xx_ddr_gen3.c153 regs->ddr_sdram_cfg_2 & ~SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
163 out_be32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
207 out_be32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2 & 0xffffffeb); in fsl_ddr_set_memctl_regs()
332 out_be32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
485 regs->ddr_sdram_cfg_2 & SDRAM_CFG2_ODT_CFG_MASK); in fsl_ddr_set_memctl_regs()
503 regs->ddr_sdram_cfg_2 & SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
Dfsl_ddr_gen4.c218 regs->ddr_sdram_cfg_2 & ~SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
228 ddr_out32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
236 if (regs->ddr_sdram_cfg_2 & SDRAM_CFG2_AP_EN) { in fsl_ddr_set_memctl_regs()
282 regs->ddr_sdram_cfg_2 & ~SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
414 if (regs->ddr_sdram_cfg_2 & SDRAM_CFG2_AP_EN) { in fsl_ddr_set_memctl_regs()
434 ddr_out32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
Darm_ddr_gen3.c130 regs->ddr_sdram_cfg_2 & ~SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
140 ddr_out32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
Dmpc86xx_ddr.c55 out_be32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
Dmpc85xx_ddr_gen2.c70 out_be32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
Dctrl_regs.c950 ddr->ddr_sdram_cfg_2 = (0 in set_ddr_sdram_cfg_2()
969 debug("FSLDDR: ddr_sdram_cfg_2 = 0x%08x\n", ddr->ddr_sdram_cfg_2); in set_ddr_sdram_cfg_2()
1188 if ((ddr->ddr_sdram_cfg_2 & SDRAM_CFG2_AP_EN) && in set_ddr_sdram_mode_9()
1223 if ((ddr->ddr_sdram_cfg_2 & SDRAM_CFG2_AP_EN) && in set_ddr_sdram_mode_9()
2008 if (ddr->ddr_sdram_cfg_2 & SDRAM_CFG2_AP_EN && in set_timing_cfg_7()
Dinteractive.c633 CFG_REGS(ddr_sdram_cfg_2), in print_fsl_memctl_config_regs()
724 CFG_REGS(ddr_sdram_cfg_2), in fsl_ddr_regs_edit()
/external/u-boot/board/freescale/bsc9132qds/
Dddr.c26 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL_2,
53 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL_2,
/external/u-boot/board/freescale/p1010rdb/
Dddr.c29 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL_2,
56 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL_2,
/external/u-boot/board/freescale/p1_twr/
Dddr.c35 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL_2, in fixed_sdram()
/external/u-boot/board/freescale/ls1043ardb/
Dddr.h64 .ddr_sdram_cfg_2 = 0x00401100,
/external/u-boot/board/Arcturus/ucp1020/
Dddr.c95 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL_2, in fixed_sdram()
/external/u-boot/board/freescale/bsc9131rdb/
Dddr.c27 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL_2,
/external/u-boot/board/freescale/p1_p2_rdb_pc/
Dddr.c227 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL_2, in fixed_sdram()
/external/u-boot/include/
Dfsl_ddr_sdram.h253 unsigned int ddr_sdram_cfg_2; member