Home
last modified time | relevance | path

Searched refs:ddr_zq_cntl (Results 1 – 20 of 20) sorted by relevance

/external/u-boot/board/freescale/corenet_ds/
Dp4080ds_ddr.c103 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
135 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
167 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
199 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
231 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
263 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
295 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
327 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
/external/u-boot/drivers/ddr/fsl/
Dmpc85xx_ddr_gen3.c132 out_be32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl); in fsl_ddr_set_memctl_regs()
205 out_be32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl & 0x7fffffff); in fsl_ddr_set_memctl_regs()
330 out_be32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl); in fsl_ddr_set_memctl_regs()
Darm_ddr_gen3.c109 ddr_out32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl); in fsl_ddr_set_memctl_regs()
Dfsl_ddr_gen4.c165 ddr_out32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl); in fsl_ddr_set_memctl_regs()
Dctrl_regs.c2214 ddr->ddr_zq_cntl = (0 in set_ddr_zq_cntl()
2223 debug("FSLDDR: zq_cntl = 0x%08x\n", ddr->ddr_zq_cntl); in set_ddr_zq_cntl()
Dinteractive.c666 CFG_REGS(ddr_zq_cntl), in print_fsl_memctl_config_regs()
757 CFG_REGS(ddr_zq_cntl), in fsl_ddr_regs_edit()
/external/u-boot/board/freescale/bsc9132qds/
Dspl_minimal.c40 __raw_writel(CONFIG_SYS_DDR_ZQ_CONTROL, &ddr->ddr_zq_cntl); in sdram_init()
60 __raw_writel(CONFIG_SYS_DDR_ZQ_CONTROL, &ddr->ddr_zq_cntl); in sdram_init()
Dddr.c37 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL,
64 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL,
/external/u-boot/board/freescale/p1010rdb/
Dddr.c40 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL,
67 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL,
/external/u-boot/board/freescale/p1_twr/
Dddr.c46 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL, in fixed_sdram()
/external/u-boot/board/freescale/ls1043ardb/
Dddr.h93 .ddr_zq_cntl = 0x8A090705,
/external/u-boot/board/freescale/bsc9131rdb/
Dspl_minimal.c47 __raw_writel(CONFIG_SYS_DDR_ZQ_CONTROL, &ddr->ddr_zq_cntl); in sdram_init()
Dddr.c38 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL,
/external/u-boot/board/Arcturus/ucp1020/
Dddr.c106 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL, in fixed_sdram()
/external/u-boot/board/freescale/ls1021aiot/
Dls1021aiot.c80 out_be32(&ddr->ddr_zq_cntl, DDR_DDR_ZQ_CNTL); in ddrmc_init()
/external/u-boot/board/freescale/p1_p2_rdb_pc/
Dddr.c238 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL, in fixed_sdram()
/external/u-boot/include/
Dfsl_immap.h54 u32 ddr_zq_cntl; /* ZQ calibration control*/ member
Dfsl_ddr_sdram.h283 unsigned int ddr_zq_cntl; member
/external/u-boot/board/freescale/mpc8569mds/
Dmpc8569mds.c253 out_be32(&ddr->ddr_zq_cntl, CONFIG_SYS_DDR_ZQ_CNTL); in fixed_sdram()
/external/u-boot/board/freescale/ls1021atwr/
Dls1021atwr.c186 out_be32(&ddr->ddr_zq_cntl, DDR_DDR_ZQ_CNTL); in ddrmc_init()