Searched refs:ddr_zq_cntl (Results 1 – 20 of 20) sorted by relevance
/external/u-boot/board/freescale/corenet_ds/ |
D | p4080ds_ddr.c | 103 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL, 135 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL, 167 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL, 199 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL, 231 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL, 263 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL, 295 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL, 327 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
|
/external/u-boot/drivers/ddr/fsl/ |
D | mpc85xx_ddr_gen3.c | 132 out_be32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl); in fsl_ddr_set_memctl_regs() 205 out_be32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl & 0x7fffffff); in fsl_ddr_set_memctl_regs() 330 out_be32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl); in fsl_ddr_set_memctl_regs()
|
D | arm_ddr_gen3.c | 109 ddr_out32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl); in fsl_ddr_set_memctl_regs()
|
D | fsl_ddr_gen4.c | 165 ddr_out32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl); in fsl_ddr_set_memctl_regs()
|
D | ctrl_regs.c | 2214 ddr->ddr_zq_cntl = (0 in set_ddr_zq_cntl() 2223 debug("FSLDDR: zq_cntl = 0x%08x\n", ddr->ddr_zq_cntl); in set_ddr_zq_cntl()
|
D | interactive.c | 666 CFG_REGS(ddr_zq_cntl), in print_fsl_memctl_config_regs() 757 CFG_REGS(ddr_zq_cntl), in fsl_ddr_regs_edit()
|
/external/u-boot/board/freescale/bsc9132qds/ |
D | spl_minimal.c | 40 __raw_writel(CONFIG_SYS_DDR_ZQ_CONTROL, &ddr->ddr_zq_cntl); in sdram_init() 60 __raw_writel(CONFIG_SYS_DDR_ZQ_CONTROL, &ddr->ddr_zq_cntl); in sdram_init()
|
D | ddr.c | 37 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL, 64 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL,
|
/external/u-boot/board/freescale/p1010rdb/ |
D | ddr.c | 40 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL, 67 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL,
|
/external/u-boot/board/freescale/p1_twr/ |
D | ddr.c | 46 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL, in fixed_sdram()
|
/external/u-boot/board/freescale/ls1043ardb/ |
D | ddr.h | 93 .ddr_zq_cntl = 0x8A090705,
|
/external/u-boot/board/freescale/bsc9131rdb/ |
D | spl_minimal.c | 47 __raw_writel(CONFIG_SYS_DDR_ZQ_CONTROL, &ddr->ddr_zq_cntl); in sdram_init()
|
D | ddr.c | 38 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL,
|
/external/u-boot/board/Arcturus/ucp1020/ |
D | ddr.c | 106 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL, in fixed_sdram()
|
/external/u-boot/board/freescale/ls1021aiot/ |
D | ls1021aiot.c | 80 out_be32(&ddr->ddr_zq_cntl, DDR_DDR_ZQ_CNTL); in ddrmc_init()
|
/external/u-boot/board/freescale/p1_p2_rdb_pc/ |
D | ddr.c | 238 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL, in fixed_sdram()
|
/external/u-boot/include/ |
D | fsl_immap.h | 54 u32 ddr_zq_cntl; /* ZQ calibration control*/ member
|
D | fsl_ddr_sdram.h | 283 unsigned int ddr_zq_cntl; member
|
/external/u-boot/board/freescale/mpc8569mds/ |
D | mpc8569mds.c | 253 out_be32(&ddr->ddr_zq_cntl, CONFIG_SYS_DDR_ZQ_CNTL); in fixed_sdram()
|
/external/u-boot/board/freescale/ls1021atwr/ |
D | ls1021atwr.c | 186 out_be32(&ddr->ddr_zq_cntl, DDR_DDR_ZQ_CNTL); in ddrmc_init()
|