Home
last modified time | relevance | path

Searched refs:div_leftbus (Results 1 – 3 of 3) sorted by relevance

/external/u-boot/arch/arm/mach-exynos/
Dclock_init_exynos4.c66 writel(CLK_DIV_LEFTBUS_VAL, &clk->div_leftbus); in system_clock_init()
/external/u-boot/arch/arm/mach-exynos/include/mach/
Dclock.h17 unsigned int div_leftbus; member
245 unsigned int div_leftbus; member
/external/u-boot/board/samsung/trats/
Dtrats.c326 writel(CLK_DIV_LEFTBUS_VAL, (unsigned int)&clk->div_leftbus); in board_clock_init()