Searched refs:dram_timing1 (Results 1 – 3 of 3) sorted by relevance
26 u32 dram_timing1; member85 u32 dram_timing1; member
334 writel(cfg->dram_timing1, &sdr_ctrl->dram_timing1); in sdr_load_regs()
33 .dram_timing1 =